{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:22:23Z","timestamp":1777486943585,"version":"3.51.4"},"reference-count":30,"publisher":"MDPI AG","issue":"16","license":[{"start":{"date-parts":[[2022,8,10]],"date-time":"2022-08-10T00:00:00Z","timestamp":1660089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Key Area R&amp;D Program of Guangdong Province","award":["2018B030338001"],"award-info":[{"award-number":["2018B030338001"]}]},{"name":"Key Area R&amp;D Program of Guangdong Province","award":["2018B010115002"],"award-info":[{"award-number":["2018B010115002"]}]},{"name":"Key Area R&amp;D Program of Guangdong Province","award":["2018B010107003"],"award-info":[{"award-number":["2018B010107003"]}]},{"name":"Key Area R&amp;D Program of Guangdong Province","award":["202201010595"],"award-info":[{"award-number":["202201010595"]}]},{"name":"Key Area R&amp;D Program of Guangdong Province","award":["220413548"],"award-info":[{"award-number":["220413548"]}]},{"name":"the Basic and Applied Basic Research Project of Guangzhou Basic Research Program","award":["2018B030338001"],"award-info":[{"award-number":["2018B030338001"]}]},{"name":"the Basic and Applied Basic Research Project of Guangzhou Basic Research Program","award":["2018B010115002"],"award-info":[{"award-number":["2018B010115002"]}]},{"name":"the Basic and Applied Basic Research Project of Guangzhou Basic Research Program","award":["2018B010107003"],"award-info":[{"award-number":["2018B010107003"]}]},{"name":"the Basic and Applied Basic Research Project of Guangzhou Basic Research Program","award":["202201010595"],"award-info":[{"award-number":["202201010595"]}]},{"name":"the Basic and Applied Basic Research Project of Guangzhou Basic Research Program","award":["220413548"],"award-info":[{"award-number":["220413548"]}]},{"name":"the Guangdong Education Department","award":["2018B030338001"],"award-info":[{"award-number":["2018B030338001"]}]},{"name":"the Guangdong Education Department","award":["2018B010115002"],"award-info":[{"award-number":["2018B010115002"]}]},{"name":"the Guangdong Education Department","award":["2018B010107003"],"award-info":[{"award-number":["2018B010107003"]}]},{"name":"the Guangdong Education Department","award":["202201010595"],"award-info":[{"award-number":["202201010595"]}]},{"name":"the Guangdong Education Department","award":["220413548"],"award-info":[{"award-number":["220413548"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>A Trusted Execution Environment (TEE) is an efficient way to secure information. To obtain higher efficiency, the building of a dual-core system-on-chip (SoC) with TEE security capabilities is the hottest topic. However, TEE SoCs currently commonly use complex processor cores such as Rocket, resulting in high resource usage. More importantly, the cryptographic unit lacks flexibility and ignores secure communication in dual cores. To address the above problems, we propose DITES, a dual-core TEE SoC based on a Reduced Instruction Set Computer-V (RISC-V). At first, we designed a fully isolated multi-level bus architecture based on a lightweight RISC-V processor with an integrated crypto core supporting Secure Hashing Algorithm-1 (SHA1), Advanced Encryption Standard (AES), and Rivest\u2013Shamir\u2013Adleman (RSA), among which RSA can be configured to five key lengths. Then, we designed a secure boot based on Chain-of-Trust (CoT). Furthermore, we propose a hierarchical access policy to improve the security of inter-core communication. Finally, DITES is deployed on a Kintex 7 Field-Programmable-Gate-Array (FPGA) with a power consumption of 0.297 W, synthesized using TSMC 90 nm. From the results, the acceleration ratios of SHA1 and RSA1024 decryption\/encryption can reach 75 and 1331\/1493, respectively. Compared to exiting TEE SoCs, DITES has lower resource consumption, higher flexibility, and better security.<\/jats:p>","DOI":"10.3390\/s22165981","type":"journal-article","created":{"date-parts":[[2022,8,10]],"date-time":"2022-08-10T09:47:06Z","timestamp":1660124826000},"page":"5981","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["DITES: A Lightweight and Flexible Dual-Core Isolated Trusted Execution SoC Based on RISC-V"],"prefix":"10.3390","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3166-5342","authenticated-orcid":false,"given":"Yuehai","family":"Chen","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou 510006, China"}]},{"given":"Huarun","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou 510006, China"}]},{"given":"Shaozhen","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou 510006, China"}]},{"given":"Chao","family":"Han","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou 510006, China"},{"name":"Research Institute of IC Innovation (RIICI), Guangdong University of Technology, Guangzhou 510006, China"}]},{"given":"Wujian","family":"Ye","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou 510006, China"},{"name":"Research Institute of IC Innovation (RIICI), Guangdong University of Technology, Guangzhou 510006, China"}]},{"given":"Yijun","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou 510006, China"},{"name":"Research Institute of IC Innovation (RIICI), Guangdong University of Technology, Guangzhou 510006, China"}]},{"given":"Huihui","family":"Zhou","sequence":"additional","affiliation":[{"name":"The Research Center for Artificial Intelligence, Peng Cheng Laboratory, Shenzhen 518000, China"}]}],"member":"1968","published-online":{"date-parts":[[2022,8,10]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Sabt, M., Achemlal, M., and Bouabdallah, A. (2015, January 20\u201322). Trusted Execution Environment: What It is, and What It is Not. Proceedings of the 2015 IEEE Trustcom\/BigDataSE\/ISPA, Helsinki, Finland.","DOI":"10.1109\/Trustcom.2015.357"},{"key":"ref_2","unstructured":"(2017). TrustZone Technology for the ARMv8-M Architecture, ARM. Available online: https:\/\/developer.arm.com\/docs\/100690\/0200."},{"key":"ref_3","unstructured":"Intel Corporation (2022, April 17). Intel Software Guard Extensions (Intel SGX) Developer Guide. Available online: https:\/\/download.01.org\/intel-sgx\/linux-1.7\/docs\/Intel_SGX_Developer_Guide.pdf."},{"key":"ref_4","unstructured":"Kaplan, D., and Protecting VM Register State With SEV-ES (2022, July 17). February 2017. Available online: https:\/\/www.amd.com\/system\/files\/TechDocs\/Protecting%20VM%20Register%20%State%20with%20SEV-ES.pdf."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TVLSI.2021.3058162","article-title":"Arnold: An eFPGA-augmented RISC-V SoC for flexible and low-power IoT end nodes","volume":"29","author":"Schiavone","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Lou, W., Wang, C., Gong, L., and Zhou, X. (2019, January 15\u201316). RV-CNN: Flexible and efficient instruction set for CNNs based on RISC-V processors. Proceedings of the 13th International Symposium on Advanced Parallel Processing Technologies, Tianjin, China.","DOI":"10.1007\/978-3-030-29611-7_1"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"2553","DOI":"10.1109\/TCSI.2022.3160693","article-title":"FPGA-NHAP: A General FPGA-Based Neuromorphic Hardware Acceleration Platform With High Speed and Low Power","volume":"69","author":"Liu","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_8","unstructured":"Oh, H. (2022, July 17). Testing and Deploying Security Algorithms on FPGA. Available online: https:\/\/s-space.snu.ac.kr\/bitstream\/10371\/181807\/1\/000000169530.pdf."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"46014","DOI":"10.1109\/ACCESS.2022.3169767","article-title":"Trusted Execution Environment Hardware by Isolated Heterogeneous Architecture for Key Scheduling","volume":"10","author":"Hoang","year":"2022","journal-title":"IEEE Access"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Hoang, T.-T., Duran, C., Tsukamoto, A., Suzaki, K., and Pham, C.-K. (2020, January 12\u201314). Cryptographic accelerators for trusted execution environment in RISC-V processors. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain.","DOI":"10.1109\/ISCAS45731.2020.9180551"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Kumar, V.B., Chattopadhyay, A., Haj-Yahya, J., and Mendelson, A. (2019, January 3\u20136). Itus: A secure risc-v system-on-chip. Proceedings of the 32nd IEEE International System-on-Chip Conference (IEEE SOCC), Singapore.","DOI":"10.1109\/SOCC46988.2019.1570564307"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Haj-Yahya, J., Wong, M.M., Pudi, V., Bhasin, S., and Chattopadhyay, A. (2019, January 6\u20137). Lightweight secure-boot architecture for risc-v system-on-chip. Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA.","DOI":"10.1109\/ISQED.2019.8697657"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Lee, D., Kohlbrenner, D., Shinde, S., Asanovi\u0107, K., and Song, D. (2020, January 27\u201330). Keystone: An open framework for architecting trusted execution environments. Proceedings of the 15th European Conference on Computer Systems (EuroSys), Heraklion, Greece.","DOI":"10.1145\/3342195.3387532"},{"key":"ref_14","unstructured":"Bahmani, R., Brasser, F., Dessouky, G., Jauernig, P., Klimmek, M., Sadeghi, A.-R., and Stapf, E. (2021, January 11\u201313). CURE: A Security Architecture with CUstomizable and Resilient Enclaves. Proceedings of the 30th USENIX Security Symposium (USENIX Security 21), Vancouver, Canada."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Nasahl, P., Schilling, R., Werner, M., and Mangard, S. (2021, January 7\u201311). HECTOR-V: A heterogeneous CPU architecture for a secure RISC-V execution environment. Proceedings of the 2021 ACM Asia Conference on Computer and Communications Security, Virtual Event, Hong Kong, China.","DOI":"10.1145\/3433210.3453112"},{"key":"ref_16","unstructured":"Costan, V., Lebedev, I., and Devadas, S. (2016, January 10\u201312). Sanctum: Minimal hardware extensions for strong software isolation. Proceedings of the 25th USENIX Security Symposium (USENIX Security 16), Austin, TX, USA."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Xia, K., Luo, Y., Xu, X., and Wei, S. (2021, January 5\u20139). Sgx-fpga: Trusted execution environment for cpu-fpga heterogeneous architecture. Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.","DOI":"10.1109\/DAC18074.2021.9586207"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Cilardo, A. (2021, January 28\u201330). Memory Encryption Support for an FPGA-based RISC-V Implementation. Proceedings of the 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Montpellier, France.","DOI":"10.1109\/DTIS53253.2021.9505064"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Aitchison, C., Buckle, R., Ch\u2019ng, A., Clarke, C., Malley, J., and Halak, B. (2020, January 7\u201310). On the Integration of Physically Unclonable Functions into ARM TrustZone Security Technology. Proceedings of the 24th IEEE European Conference on Circuit Theory and Design (ECCTD), Sofia, Bulgaria.","DOI":"10.1109\/ECCTD49232.2020.9218417"},{"key":"ref_20","unstructured":"Armanuzzaman, M., and Zhao, Z. (2022). BYOTee: Towards Building Your Own Trusted Execution Environments Using FPGA. arXiv."},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Meng, X., Raj, K., Ray, S., and Basu, K. (2022). SEVNOC: Security Validation of System-on-Chip Designs with NoC Fabrics. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.","DOI":"10.1109\/TCAD.2022.3179307"},{"key":"ref_22","first-page":"2905","article-title":"OTS Scheme Based Secure Architecture for Energy-Efficient IoT in Edge Infrastructure","volume":"66","author":"Singh","year":"2021","journal-title":"Comput. Mater. Contin."},{"key":"ref_23","unstructured":"(2021, October 19). T-head-Semi\/opene902. Available online: https:\/\/github.com\/T-head-Semi\/opene902."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Ye, W., Chen, Y., and Liu, Y.J. (2022). The Implementation and Optimization of Neuromorphic Hardware for Supporting Spiking Neural Networks with MLP and CNN Topologies. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.","DOI":"10.1109\/TCAD.2022.3179246"},{"key":"ref_25","unstructured":"(2021, January 19). APT32S003. Available online: http:\/\/www.aptchip.com\/list_72."},{"key":"ref_26","unstructured":"(2021, December 01). LE5030. Available online: https:\/\/www.linkedsemi.com\/products\/bluetooth-low-energy-chips.html."},{"key":"ref_27","unstructured":"(2019, November 13). CH2201. Available online: https:\/\/occ.t-head.cn\/vendor\/detail\/index?spm=a2cl5.14293897.0.0.d1495db1Tb2vP6&id=635864638856101888&vendorId=3706716635429273600&module=1."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1016\/j.vlsi.2005.12.007","article-title":"Hashchip: A shared-resource multi-hash function processor architecture on FPGA","volume":"40","author":"Ganesh","year":"2007","journal-title":"Integration"},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Borkar, A.M., Kshirsagar, R., and Vyawahare, M. (2011, January 8\u201310). FPGA implementation of AES algorithm. Proceedings of the 3rd International Conference on Electronics Computer Technology, Kanyakumari, India.","DOI":"10.1109\/ICECTECH.2011.5941780"},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"2150038","DOI":"10.1142\/S0218126621500389","article-title":"A New Side-Channel Attack on Reduction of RSA-CRT Montgomery Method Based","volume":"30","author":"Kaedi","year":"2021","journal-title":"J. Circuits Syst. Comput."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/16\/5981\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T00:06:53Z","timestamp":1760141213000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/16\/5981"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,10]]},"references-count":30,"journal-issue":{"issue":"16","published-online":{"date-parts":[[2022,8]]}},"alternative-id":["s22165981"],"URL":"https:\/\/doi.org\/10.3390\/s22165981","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,8,10]]}}}