{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T01:21:47Z","timestamp":1760232107085,"version":"build-2065373602"},"reference-count":47,"publisher":"MDPI AG","issue":"20","license":[{"start":{"date-parts":[[2022,10,14]],"date-time":"2022-10-14T00:00:00Z","timestamp":1665705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Heterogeneous multiprocessor platforms are the foundation of systems that require high computational power combined with low energy consumption, like the IoT and mobile robotics. In this paper, we present five new algorithms for the design space exploration of platforms with elements grouped in clusters with very few connections in between, while these platforms have favorable electric properties and lower production costs, the limited interconnectivity and inability of heterogeneous platform elements to execute all types of tasks, significantly decrease the chance of finding a feasible mapping of application to the platform. We base the new algorithms on the Non-dominated Sorting Genetic Algorithm II (NSGA-II) meta-heuristic and the previously published SDSE mapping algorithm designed for fully interconnected multiprocessor platforms. With the aim to improve the chance of finding feasible solutions for sparsely connected platforms, we have modified the parts of the search process concerning the penalization of infeasible solutions, chromosome decoding, and mapping strategy. Due to the lack of adequate existing benchmarks, we propose our own synthetic benchmark with multiple application and platform models, which we believe can be easily extended and reused by other researchers for further studying this type of platform. The experiments show that four proposed algorithms can find feasible solutions in 100% of test cases for platforms with dedicated clusters. In the case of tile-like platforms, the same four algorithms show an average success rate of 60%, with one algorithm going up to 84%.<\/jats:p>","DOI":"10.3390\/s22207803","type":"journal-article","created":{"date-parts":[[2022,10,17]],"date-time":"2022-10-17T03:43:58Z","timestamp":1665978238000},"page":"7803","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Design Space Exploration of Clustered Sparsely Connected MPSoC Platforms"],"prefix":"10.3390","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2592-8206","authenticated-orcid":false,"given":"Nikolina","family":"Frid","sequence":"first","affiliation":[{"name":"Faculty of Electrical Engineering and Computing, University of Zagreb, Unska 3, 10000 Zagreb, Croatia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0411-3398","authenticated-orcid":false,"given":"Vlado","family":"Sruk","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Computing, University of Zagreb, Unska 3, 10000 Zagreb, Croatia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9201-2994","authenticated-orcid":false,"given":"Domagoj","family":"Jakobovi\u0107","sequence":"additional","affiliation":[{"name":"Faculty of Electrical Engineering and Computing, University of Zagreb, Unska 3, 10000 Zagreb, Croatia"}]}],"member":"1968","published-online":{"date-parts":[[2022,10,14]]},"reference":[{"key":"ref_1","unstructured":"Xilinx (2022, September 20). Zynq-7000 SoC. Available online: https:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html."},{"key":"ref_2","unstructured":"Intel (2022, September 20). Stratix 10. Available online: https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/stratix\/10.html."},{"key":"ref_3","unstructured":"Adapteva (2022, September 20). Parallella-1.x Reference Manual. Available online: http:\/\/www.parallella.org\/docs\/parallella_manual.pdf."},{"key":"ref_4","unstructured":"Xilinx (2022, September 20). Zynq UltraScale+ MPSoC Data Sheet: Overview. Available online: https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds891-zynq-ultrascale-plus-overview.pdf."},{"key":"ref_5","unstructured":"Instruments, S. (2022, September 20). SI-C667xDSP. Available online: https:\/\/sheldoninstruments.com\/products\/hardware\/dsp-boards\/p=c667x\/."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"1030","DOI":"10.1109\/TPDS.2017.2785799","article-title":"CoreVA-MPSoC: A Many-Core Architecture with Tightly Coupled Shared and Local Data Memories","volume":"29","author":"Ax","year":"2018","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Marwedel, P. (2011). Embedded System Design, Springer.","DOI":"10.1007\/978-94-007-0257-8"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Lukasiewycz, M., Glass, M., Haubelt, C., and Teich, J. (2008, January 21\u201324). Efficient symbolic multi-objective design space exploration. Proceedings of the 2008 Asia and South Pacific Design Automation Conference, Seoul, Korea.","DOI":"10.1109\/ASPDAC.2008.4484040"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"100676","DOI":"10.1016\/j.swevo.2020.100676","article-title":"Handling multi-objective optimization problems with unbalanced constraints and their effects on evolutionary algorithm performance","volume":"55","author":"Peng","year":"2020","journal-title":"Swarm Evol. Comput."},{"key":"ref_10","first-page":"408","article-title":"Investigating the Effect of Imbalance between Convergence and Diversity in Evolutionary Multi-objective Algorithms","volume":"21","author":"Liu","year":"2016","journal-title":"IEEE Trans. Evol. Comput."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Frid, N., and Sruk, V. (2018, January 21\u201325). Memory-aware multiobjective design space exploration of heteregeneous MPSoC. Proceedings of the 2018 41st International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), Opatija, Croatia.","DOI":"10.23919\/MIPRO.2018.8400159"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/JPROC.2006.890107","article-title":"Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design","volume":"95","year":"2007","journal-title":"Proc. IEEE"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Nuzzo, P. (2019, January 14\u201317). From Electronic Design Automation to Cyber-Physical System Design Automation: A Tale of Platforms and Contracts. Proceedings of the 2019 International Symposium on Physical Design, ISPD \u201919, Francisco, CA, USA.","DOI":"10.1145\/3299902.3311070"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/TCAD.2016.2578882","article-title":"Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation","volume":"36","author":"Zhao","year":"2017","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"1171","DOI":"10.1016\/j.sysarc.2013.08.005","article-title":"Design space exploration for high-level synthesis of multi-threaded applications","volume":"59","author":"Cilardo","year":"2013","journal-title":"J. Syst. Archit."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Nikolov, H., Thompson, M., Stefanov, T., Pimentel, A., Polstra, S., Bose, R., Zissulescu, C., and Deprettere, E. (2008, January 9\u201313). Daedalus: Toward composable multimedia MP-SoC design. Proceedings of the 2008 45th ACM\/IEEE Design Automation Conference, Anaheim, CA, USA.","DOI":"10.1145\/1391469.1391615"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Leupers, R., and Castrillon, J. (2010, January 18\u201321). MPSoC programming using the MAPS compiler. Proceedings of the 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), Taipei, Taiwan.","DOI":"10.1109\/ASPDAC.2010.5419677"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Lin, J., Srivatsa, A., Gerstlauer, A., and Evans, B.L. (2011, January 22\u201327). Heterogeneous multiprocessor mapping for real-time streaming systems. Proceedings of the 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Prague, Czech Republic.","DOI":"10.1109\/ICASSP.2011.5946804"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/j.sysarc.2016.05.002","article-title":"An optimal allocation of memory buffers for complex multicore platforms","volume":"66\u201367","author":"Goens","year":"2016","journal-title":"J. Syst. Archit."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"717","DOI":"10.1109\/TCAD.2011.2181848","article-title":"An Effective Solution to Task Scheduling and Memory Partitioning for Multiprocessor System-on-Chip","volume":"31","author":"Salamy","year":"2012","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Jovanovic, O., Kneuper, N., Engel, M., and Marwedel, P. (2012, January 5\u20137). ILP-based Memory-Aware Mapping Optimization for MPSoCs. Proceedings of the 2012 IEEE 15th International Conference on Computational Science and Engineering, Washington, DC, USA.","DOI":"10.1109\/ICCSE.2012.64"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/MDAT.2019.2932894","article-title":"Autonomous Design Space Exploration of Computing Systems for Sustainability: Opportunities and Challenges","volume":"36","author":"Doppa","year":"2019","journal-title":"IEEE Des. Test"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.mejo.2019.03.006","article-title":"A meta heuristic-based task scheduling and mapping method to optimize main design challenges of heterogeneous multiprocessor embedded systems","volume":"87","author":"Abdi","year":"2019","journal-title":"Microelectron. J."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Kang, S.H., Yang, H., Schor, L., Bacivarov, I., Ha, S., and Thiele, L. (2012, January 11\u201312). Multi-objective mapping optimization via problem decomposition for many-core systems. Proceedings of the 2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia, Tampere, Finland.","DOI":"10.1109\/ESTIMedia.2012.6507026"},{"key":"ref_25","unstructured":"Singh, A.K., Shafique, M., Kumar, A., and Henkel, J. (July, January 29). Mapping on Multi\/Many-Core Systems: Survey of Current and Emerging Trends. Proceedings of the 50th Annual Design Automation Conference, DAC \u201913, Austin, TX, USA."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1007\/s00607-017-0574-5","article-title":"Optimizing energy and throughput for MPSoCs: An integer particle swarm optimization approach","volume":"100","author":"Murtza","year":"2018","journal-title":"Computing"},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"864","DOI":"10.2991\/ijcis.d.200617.001","article-title":"An Integer Cat Swarm Optimization Approach for Energy and Throughput Efficient MPSoC Design","volume":"13","author":"Murtza","year":"2020","journal-title":"Int. J. Comput. Intell. Syst."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"106923","DOI":"10.1016\/j.asoc.2020.106923","article-title":"Fuzzy multi-hop clustering protocol: Selection fuzzy input parameters and rule tuning for WSNs","volume":"99","author":"Fanian","year":"2021","journal-title":"Appl. Soft Comput."},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"118365","DOI":"10.1016\/j.eswa.2022.118365","article-title":"Application-specific clustering in wireless sensor networks using combined fuzzy firefly algorithm and random forest","volume":"210","author":"Esmaeili","year":"2022","journal-title":"Expert Syst. Appl."},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1016\/j.jpdc.2021.11.005","article-title":"Multi-objective biogeography-based optimization and reinforcement learning hybridization for network-on chip reliability improvement","volume":"161","author":"Kadri","year":"2022","journal-title":"J. Parallel Distrib. Comput."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1109\/4235.996017","article-title":"A fast and elitist multiobjective genetic algorithm: NSGA-II","volume":"6","author":"Deb","year":"2002","journal-title":"IEEE Trans. Evol. Comput."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TEVC.2003.810758","article-title":"Performance Assessment of Multiobjective Optimizers: An Analysis and Review","volume":"7","author":"Zitzler","year":"2003","journal-title":"Trans. Evol. Comput."},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1109\/TEVC.2003.810761","article-title":"The balance between proximity and diversity in multiobjective evolutionary algorithms","volume":"7","author":"Bosman","year":"2003","journal-title":"IEEE Trans. Evol. Comput."},{"key":"ref_34","unstructured":"Zitzler, E., Laumanns, M., Thiele, L., Fonseca, C.M., and da Fonseca, V.G. (2002, January 9\u201313). Why Quality Assessment of Multiobjective Optimizers is Difficult. Proceedings of the 4th Annual Conference on Genetic and Evolutionary Computation, GECCO\u201902, New York, NY, USA."},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Monroy, R., Arroyo-Figueroa, G., Sucar, L.E., and Sossa, H. (2004, January 26\u201330). A Study of the Parallelization of a Coevolutionary Multi-objective Evolutionary Algorithm. Proceedings of the MICAI 2004: Advances in Artificial Intelligence, Mexico City, Mexico.","DOI":"10.1007\/b96521"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Deb, K., Goodman, E., Coello Coello, C.A., Klamroth, K., Miettinen, K., Mostaghim, S., and Reed, P. (2019, January 10\u201313). Comparison of Hypervolume, IGD and IGD+ from the Viewpoint of Optimal Distributions of Solutions. Proceedings of the Evolutionary Multi-Criterion Optimization, East Lansing, MI, USA.","DOI":"10.1007\/978-3-030-12598-1"},{"key":"ref_37","unstructured":"Hadka, D. (2016). Beginner\u2019s Guide to the MOEA Framework, Createspace Independent Publishing Platform."},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1109\/TSMCA.2009.2013333","article-title":"An Adaptive Penalty Formulation for Constrained Evolutionary Optimization","volume":"39","author":"Tessema","year":"2009","journal-title":"IEEE Trans. Syst. Man Cybern.-Part A Syst. Hum."},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1016\/j.asoc.2012.07.027","article-title":"A study of two penalty-parameterless constraint handling techniques in the framework of MOEA\/D","volume":"13","author":"Jan","year":"2013","journal-title":"Appl. Soft Comput."},{"key":"ref_40","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1016\/j.sysarc.2007.07.004","article-title":"Resource-efficient routing and scheduling of time-constrained streaming communication on networks-on-chip","volume":"54","author":"Stuijk","year":"2008","journal-title":"J. Syst. Archit."},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"Liu, W., Gu, Z., Xu, J., Wang, Y., and Yuan, M. (2009, January 11\u201316). An Efficient Technique for Analysis of Minimal Buffer Requirements of Synchronous Dataflow Graphs with Model Checking. Proceedings of the 7th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS \u201909, Grenoble, France.","DOI":"10.1145\/1629435.1629445"},{"key":"ref_42","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1016\/S0377-2217(96)00170-1","article-title":"PSPLIB\u2014A project scheduling problem library: OR Software\u2014ORSEP Operations Research Software Exchange Program","volume":"96","author":"Kolisch","year":"1997","journal-title":"Eur. J. Oper. Res."},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1006\/jpdc.1999.1578","article-title":"Benchmarking and Comparison of the Task Graph Scheduling Algorithms","volume":"59","author":"Kwok","year":"1999","journal-title":"J. Parallel Distrib. Comput."},{"key":"ref_44","unstructured":"Xilinx (2022, September 20). UG954-ZC706 Evaluation Board for the Zynq-7000 XC7Z045 SoC User Guide (v1.7). Available online: https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/zc706\/ug954-zc706-eval-board-xc7z045-ap-soc.pdf."},{"key":"ref_45","unstructured":"Hadka, D. (2022, September 20). MOEA Framework. Available online: http:\/\/moeaframework.org\/."},{"key":"ref_46","doi-asserted-by":"crossref","first-page":"51","DOI":"10.2197\/ipsjtsldm.8.51","article-title":"Heterogeneous Multi-core Architectures","volume":"8","author":"Mitra","year":"2015","journal-title":"IPSJ Trans. Syst. LSI Des. Methodol."},{"key":"ref_47","unstructured":"ARM (2022, October 10). Big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7\u2014White Paper. Available online: http:\/\/www.arm.com\/files\/downloads\/big.LITTLE_Final.pdf."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/20\/7803\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T00:53:58Z","timestamp":1760144038000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/20\/7803"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,14]]},"references-count":47,"journal-issue":{"issue":"20","published-online":{"date-parts":[[2022,10]]}},"alternative-id":["s22207803"],"URL":"https:\/\/doi.org\/10.3390\/s22207803","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2022,10,14]]}}}