{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T06:08:54Z","timestamp":1775455734061,"version":"3.50.1"},"reference-count":27,"publisher":"MDPI AG","issue":"23","license":[{"start":{"date-parts":[[2022,12,3]],"date-time":"2022-12-03T00:00:00Z","timestamp":1670025600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>A new precision-aware subthreshold-based MOSFET voltage reference is presented in this paper. The circuit was implemented TSMC\u221240 nm process technology. It consumed 9.6 \u03bcW at the supply voltage of 1.2 V. In this proposed work, by utilizing subthreshold-based MOSFET instead of bipolar junction transistor (BJT), relatively lower power consumption was obtained in the design while offering comparable precision to that offered by its BJT counterpart. Through the proposed second-order compensation, it achieved the temperature coefficient (T.C.) of 3.0 ppm\/\u00b0C in the TT corner case and a 200-sample Monte-Carlo T.C. of 12.51 ppm\/\u00b0C from \u221240 \u00b0C to 90 \u00b0C. This shows robust temperature insensitivity. The process sensitivity of Vref without and with trimming was 2.85% and 0.75%, respectively. The power supply rejection (PSR) was 71.65 dB at 100 Hz and 52.54 dB at 10 MHz. The Figure-of-Merit (FOM) for the total variation in output voltage was comparable with representative BJT circuits and better than subthreshold-based MOSFET circuits. Due to low T.C., low process sensitivity, and simplicity of the circuit architecture, the proposed work will be useful for sensor circuits with stringent requirements or other analog circuits that require high precision applications.<\/jats:p>","DOI":"10.3390\/s22239466","type":"journal-article","created":{"date-parts":[[2022,12,5]],"date-time":"2022-12-05T08:10:57Z","timestamp":1670227857000},"page":"9466","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Design of Precision-Aware Subthreshold-Based MOSFET Voltage Reference"],"prefix":"10.3390","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6712-7394","authenticated-orcid":false,"given":"Shuzheng","family":"Mu","sequence":"first","affiliation":[{"name":"School of EEE, Nanyang Technological University, Singapore 639798, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9205-0819","authenticated-orcid":false,"given":"Pak Kwong","family":"Chan","sequence":"additional","affiliation":[{"name":"School of EEE, Nanyang Technological University, Singapore 639798, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2022,12,3]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/TCSI.2014.2374832","article-title":"A 1.2-V 4.2- ppm\/\u00b0C High-Order Curvature-Compensated CMOS Bandgap Reference","volume":"62","author":"Duan","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1830","DOI":"10.1109\/JSSC.2019.2919134","article-title":"A 1-V Bandgap Reference in 7-nm FinFET with a Programmable Temperature Coefficient and Inaccuracy of \u00b10.2% From \u221245 \u00b0C to 125 \u00b0C","volume":"54","author":"Kamath","year":"2019","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"3786","DOI":"10.1109\/TCSI.2019.2922652","article-title":"A 3.6 \u03bcVrms Noise, 3 ppm\/\u00b0C TC Bandgap Reference with Offset\/Noise Suppression and Five-Piece Linear Compensation","volume":"66","author":"Liu","year":"2019","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"62632","DOI":"10.1109\/ACCESS.2020.2984800","article-title":"A High-Precision Bandgap Reference with a V-Curve Correction Circuit","volume":"8","author":"Lee","year":"2020","journal-title":"IEEE Access"},{"key":"ref_5","first-page":"767","article-title":"A High-Precision Compensated CMOS Bandgap Voltage Reference Without Resistors","volume":"57","author":"Ming","year":"2020","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TCSI.2014.2340553","article-title":"A Sub-\u03bcW Bandgap Reference Circuit with an Inherent Curvature-Compensation Property","volume":"62","author":"Lee","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"ref_7","unstructured":"Barteselli, E., Sant, L., Gaggl, R., and Baschirotto, A. (2021, January 19\u201322). A First Order-Curvature Compensation 5ppm\/\u00b0C Low-Voltage & High PSR 65nm-CMOS Bandgap Reference with one-point 4-bits Trimming Resistor. Proceedings of the International Conference on SMACD and 16th Conference on PRIME, Virtual."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"526","DOI":"10.1109\/4.991391","article-title":"A sub-1-V 15-ppm\/\u00b0C CMOS bandgap voltage reference without requiring low threshold voltage device","volume":"37","author":"Leung","year":"2002","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/JSSC.1984.1052260","article-title":"A precision CMOS bandgap reference","volume":"19","author":"Michejda","year":"1984","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"634","DOI":"10.1109\/JSSC.1983.1052013","article-title":"A precision curvature-compensated CMOS bandgap reference","volume":"18","author":"Song","year":"1983","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Verma, D., Shehzad, K., Kim, S.J., Pu, Y.G., Yoo, S.S., Hwang, K.C., Yang, Y., and Lee, K.Y. (2022). A Design of 10-Bit Asynchronous SAR ADC with an On-Chip Bandgap Reference Voltage Generator. Sensors, 22.","DOI":"10.3390\/s22145393"},{"key":"ref_12","unstructured":"Tesch, B.J., Pratt, P.M., Bacrania, K., and Sanchez, M. (June, January 30). A 14-b, 125 MSPS digital-to-analog converter and bandgap voltage reference in 0.5\/spl mu\/m CMOS. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems (ISCAS), Orlando, FL, USA."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Basyurt, P.B., Bonizzoni, E., Maloberti, F., and Aksin, D.Y. (2017, January 28\u201331). A low-power low-noise CMOS voltage reference with improved PSR for wearable sensor systems. Proceedings of the 2017 IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, USA.","DOI":"10.1109\/ISCAS.2017.8050266"},{"key":"ref_14","unstructured":"Liu, C.P., and Huang, H.P. (2005, January 25\u201328). A CMOS voltage reference with temperature sensor using self-PTAT current compensation. Proceedings of the 2005 IEEE International SOC Conference, Herndon, VA, USA."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Rossi, C., and Aguirre, P. (2005, January 4\u20137). Ultra-low power CMOS cells for temperature sensors. Proceedings of the 18th Symposium on Integrated Circuits and Systems Design, Florianopolis, Brazil.","DOI":"10.1109\/SBCCI.2005.4286857"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"1399","DOI":"10.1109\/JESTPE.2018.2864096","article-title":"Voltage-sensor-based MPPT for stand-alone PVT systems through voltage reference control","volume":"7","author":"Killi","year":"2018","journal-title":"IEEE J. Emerg. Sel. Top. Power Electron."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"779","DOI":"10.1002\/cta.2439","article-title":"A portable class of 3-transistor current references with low-power sub-0.5 V operation","volume":"46","author":"Crupi","year":"2018","journal-title":"Int. J. Circuit Theory Appl."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"1430","DOI":"10.1109\/TVLSI.2015.2465841","article-title":"A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS","volume":"24","author":"Wang","year":"2016","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"1795","DOI":"10.1109\/JSSC.2020.3028506","article-title":"A 1.8-nW, \u221273.5-dB PSRR, 0.2-ms Startup Time, CMOS Voltage Reference with Self-Biased Feedback and Capacitively Coupled Schemes","volume":"56","author":"Shao","year":"2021","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"4086","DOI":"10.1109\/TCSI.2018.2834468","article-title":"A High-Precision Resistor-Less CMOS Compensated Bandgap Reference Based on Successive Voltage-Step Compensation","volume":"65","author":"Ming","year":"2018","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1109\/JSSC.2020.3033467","article-title":"A 1.16-V 5.8-to-13.5-ppm\/\u00b0C Curvature-Compensated CMOS Bandgap Reference Circuit with a Shared Offset-Cancellation Method for Internal Amplifiers","volume":"56","author":"Chen","year":"2021","journal-title":"IEEE J. Solid-state Circuits"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"2534","DOI":"10.1109\/JSSC.2012.2206683","article-title":"A Portable 2-Transistor Picowatt Temperature-Compensated Voltage Reference Operating at 0.5 V","volume":"47","author":"Seok","year":"2012","journal-title":"IEEE J. Solid-state Circuits"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Ueno, K. (2010). CMOS voltage and current reference circuits consisting of subthreshold MOSFETs\u2013micropower circuit components for power-aware LSI applications. Solid State Circuits Technologies, IntechOpen.","DOI":"10.5772\/6871"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"2317","DOI":"10.1109\/TVLSI.2014.2361766","article-title":"A Sub-1-V 65-nm MOS Threshold Monitoring-Based Voltage Reference","volume":"23","author":"Tan","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_25","unstructured":"Razavi, B. (2001). Design of analog CMOS Integrated Circuits, McGraw-Hill."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1109\/TVLSI.2016.2633566","article-title":"A 65-nm CMOS Constant Current Source with Reduced PVT Variation","volume":"25","author":"Wang","year":"2017","journal-title":"IEEE Trans. Very Large-Scale Integr. (VLSI) Syst."},{"key":"ref_27","unstructured":"Lee, J., and Cho, S. (2011). A 210 nW 29.3 ppm\/\u00b0C 0.7 V voltage reference with a temperature range of \u221250 to 130 \u00b0C in 0.13 \u00b5m CMOS. 2011 Symposium on VLSI Circuits\u2014Digest of Technical Papers, IEEE."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/23\/9466\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T01:33:40Z","timestamp":1760146420000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/22\/23\/9466"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,3]]},"references-count":27,"journal-issue":{"issue":"23","published-online":{"date-parts":[[2022,12]]}},"alternative-id":["s22239466"],"URL":"https:\/\/doi.org\/10.3390\/s22239466","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12,3]]}}}