{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T01:38:03Z","timestamp":1760233083584,"version":"build-2065373602"},"reference-count":24,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2022,12,20]],"date-time":"2022-12-20T00:00:00Z","timestamp":1671494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"European project","award":["CORTIF CA116"],"award-info":[{"award-number":["CORTIF CA116"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>This paper describes a Delta Sigma ADC IC that embeds a 5th-order Continuous-Time Delta Sigma modulator with 40 MHz signal bandwidth, a low ripple 20 to 80 MS\/s variable-rate digital decimation filter, a bandgap voltage reference, and high-speed CML buffers on a single die. The ADC also integrates on-chip calibrations for RC time-constant variation and quantizer offset. The chip was fabricated in a 1P7M 65 nm CMOS process. Clocked at 640 MHz, the Continuous-Time Delta Sigma modulator achieves 11-bit ENOB and 76.5 dBc THD up to 40 MHz of signal bandwidth while consuming 82.3 mW.<\/jats:p>","DOI":"10.3390\/s23010036","type":"journal-article","created":{"date-parts":[[2022,12,21]],"date-time":"2022-12-21T02:31:33Z","timestamp":1671589893000},"page":"36","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A 40 MHz 11-Bit ENOB Delta Sigma ADC for Communication and Acquisition Systems"],"prefix":"10.3390","volume":"23","author":[{"given":"Hussein","family":"Fakhoury","sequence":"first","affiliation":[{"name":"Scalinx, 75013 Paris, France"}]},{"given":"Chadi","family":"Jabbour","sequence":"additional","affiliation":[{"name":"Telecom Paris, 91120 Palaiseau, France"}]},{"given":"Van-Tam","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Telecom Paris, 91120 Palaiseau, France"}]}],"member":"1968","published-online":{"date-parts":[[2022,12,20]]},"reference":[{"key":"ref_1","unstructured":"Murmann, B. (2022, September 01). ADC Performance Survey 1997\u20132021. Available online: Http:\/\/web.stanford.edu\/murmann\/adcsurvey.html."},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Zhang, C., Breems, L., Liu, Q., Radulov, G., Bolatkale, M., Bajoria, S., Rutten, R., and van Roermund, A. (2021, January 13\u201322). A 6 GS\/s 0.5 GHz BW continuous-time 2-1-1 MASH \u0394\u03a3 modulator with phase-boosted current-mode ELD compensation in 40 nm CMOS. Proceedings of the ESSCIRC 2021\u2014IEEE 47th European Solid State Circuits Conference (ESSCIRC), Grenoble, France.","DOI":"10.1109\/ESSCIRC53450.2021.9567777"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Ortmanns, M. (2021, January 13\u201322). Wideband and Low-Power Delta-Sigma ADCs: State of the Art, Trends and Implementation Examples. Proceedings of the ESSCIRC 2021\u2014IEEE 47th European Solid State Circuits Conference (ESSCIRC), Grenoble, France.","DOI":"10.1109\/ESSCIRC53450.2021.9567861"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Hayashi, T., Inabe, Y., Uchimura, K., and Kimura, T. (1986;, January 19\u201321). A multistage delta-sigma modulator without double integration loop. Proceedings of the 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Anaheim, CA, USA.","DOI":"10.1109\/ISSCC.1986.1157015"},{"key":"ref_5","first-page":"2623","article-title":"Wideband Continuous-Time MASH Delta-Sigma Modulators: A Tutorial Review","volume":"69","author":"Qi","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Yoon, D., Ho, S., and Lee, H. (2015, January 22\u201326). 15.1 An 85 dB-DR 74.6 dB-SNDR 50 MHz-BW CT MASH \u0394\u03a3 modulator in 28 nm CMOS. Proceedings of the 2015 IEEE International Solid-State Circuits Conference\u2014 (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7063031"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Shettigar, P., and Pavan, S. (2012, January 19\u201323). A 15mW 3.6GS\/s CT-\u0394\u03a3 ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS. Proceedings of the 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2012.6176957"},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Baluni, A., and Pavan, S. (2020, January 22\u201325). A 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC Achieving 82.1 dB SNDR and >100 dB SFDR Using a Time-Interleaved Virtual-Ground-Switched FIR Feedback DAC. Proceedings of the 2020 IEEE Custom Integrated Circuits Conference (CICC), Boston, MA, USA.","DOI":"10.1109\/CICC48029.2020.9075946"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Lo, T., Weng, C., Hsieh, H., Shu, Y., and Chiu, P. (2019, January 17\u201321). An 8 X\u2013OSR 25MHz-BW 79.4 dB\/74 dB DR\/SNDR CT \u0394\u03a3 Modulator Using 7b Linearized Segmented DACs with Digital Noise-Coupling-Compensation Filter in 7 nm FinFET CMOS. Proceedings of the 2019 IEEE International Solid- State Circuits Conference\u2014(ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2019.8662371"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Xing, K., Wang, W., Zhu, Y., Chan, C.H., and Martins, R.P. (2020, January 16\u201319). A 10.4 mW 50 MHz-BW 80 dB-DR Single-Opamp Third-Order CTSDM with SAB-ELD-Merged Integrator and 3-Stage Opamp. Proceedings of the 2020 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA.","DOI":"10.1109\/VLSICircuits18222.2020.9162797"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Mitteregger, G., Ebner, C., Mechnig, S., Blon, T., Holuigue, C., Romani, E., Melodia, A., and Melini, V. (2006, January 6\u20139). A 14b 20 mW 640 MHz CMOS CT \u0394\u03a3 ADC with 20 MHz Signal Bandwidth and 12b ENOB. Proceedings of the 2006 IEEE International Solid State Circuits Conference\u2014Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2006.1696042"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/JSSC.2003.820877","article-title":"A 14-bit delta-sigma ADC with 8 x OSR and 4-MHz conversion bandwidth in a 0.18-\/spl mu\/m CMOS process","volume":"39","author":"Jiang","year":"2004","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"He, T., Ashburn, M., Ho, S., Zhang, Y., and Temes, G. (2018, January 11\u201315). A 50 MHz-BW continuous-time \u0394\u03a3 ADC with dynamic error correction achieving 79.8 dB SNDR and 95.2 dB SFDR. Proceedings of the 2018 IEEE International Solid\u2014State Circuits Conference\u2014(ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2018.8310268"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/82.275660","article-title":"Stability analysis of high-order delta-sigma modulation for ADC\u2019s","volume":"41","author":"Baird","year":"1994","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Schreier, R., and Temes, G.C. (2005). Understanding Delta-Sigma Data Converters, Wiley.","DOI":"10.1109\/9780470546772"},{"key":"ref_16","unstructured":"Jiang, R., and Fiez, T. (2002, January 7). A 1.8 V 14 b \/spl Delta\/\/spl Sigma\/ A\/D converter with 4MSamples\/s conversion. Proceedings of the 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), San Francisco, CA, USA."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Samadpoor Rikan, B., Kim, S.Y., Ahmad, N., Abbasizadeh, H., Riaz Ur Rehman, M., Shehzad, K., Hejazi, A., E. Rad, R., Verma, D., and Lee, K.Y. (2018). A Sigma-Delta ADC for Signal Conditioning IC of Automotive Piezo-Resistive Pressure Sensors with over 80 dB SNR. Sensors, 18.","DOI":"10.3390\/s18124199"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TASSP.1981.1163535","article-title":"An economical class of digital filters for decimation and interpolation","volume":"29","author":"Hogenauer","year":"1981","journal-title":"IEEE Trans. Acoust. Speech Signal Process."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Jabbour, C., Fakhoury, H., Nguyen, V.T., and Loumeau, P. (2011, January 11\u201314). A novel design methodology for multiplierless filters applied on \u0394\u03a3 decimators. Proceedings of the 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Beirut, Lebanon.","DOI":"10.1109\/ICECS.2011.6122259"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Witte, P., Kauffman, J.G., Becker, J., Manoli, Y., and Ortmanns, M. (2012, January 19\u201323). A 72dB-DR \u0394\u03a3 CT modulator using digitally estimated auxiliary DAC linearization achieving 88 fJ\/conv in a 25 MHz BW. Proceedings of the 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2012.6176956"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"2179","DOI":"10.1109\/TCSI.2004.836852","article-title":"An RC time constant auto-tuning structure for high linearity continuous-time Sigmal Delta modulators and active filters","volume":"51","author":"Xia","year":"2004","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_22","unstructured":"Shu, Y.S., Tsai, J.Y., Chen, P., Lo, T.Y., and Chiu, P.C. (2013, January 17\u201321). A 28 fJ\/conv-step CT \u0394\u03a3 modulator with 78 dB DR and 18 MHz BW in 28 nm CMOS using a highly digital multibit quantizer. Proceedings of the 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Wu, B., Zhu, S., Xu, B., and Chiu, Y. (February, January January). 15.1 A 24.7 mW 45 MHz-BW 75.3 dB-SNDR SAR-assisted CT \u0394\u03a3 modulator with 2nd-order noise coupling in 65 nm CMOS. Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2016.7418011"},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Dong, Y., Schreier, R., Yang, W., Korrapati, S., and Sheikholeslami, A. (2014, January 9\u201313). 29.2 A 235 mW CT 0\u20133 MASH ADC achieving -167 dBFS\/Hz NSD with 53 MHz BW. Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2014.6757521"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/23\/1\/36\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T01:44:59Z","timestamp":1760147099000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/23\/1\/36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,20]]},"references-count":24,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2023,1]]}},"alternative-id":["s23010036"],"URL":"https:\/\/doi.org\/10.3390\/s23010036","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2022,12,20]]}}}