{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T05:06:34Z","timestamp":1787029594711,"version":"build-2736575974"},"reference-count":54,"publisher":"MDPI AG","issue":"8","license":[{"start":{"date-parts":[[2023,4,18]],"date-time":"2023-04-18T00:00:00Z","timestamp":1681776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100000780","name":"SPIRS Project","doi-asserted-by":"publisher","award":["952622"],"award-info":[{"award-number":["952622"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000780","name":"SPIRS Project","doi-asserted-by":"publisher","award":["PID2020-116664RB-100"],"award-info":[{"award-number":["PID2020-116664RB-100"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000780","name":"SPIRS Project","doi-asserted-by":"publisher","award":["MCIN\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["MCIN\/AEI\/10.13039\/501100011033"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ARES Project","award":["952622"],"award-info":[{"award-number":["952622"]}]},{"name":"ARES Project","award":["PID2020-116664RB-100"],"award-info":[{"award-number":["PID2020-116664RB-100"]}]},{"name":"ARES Project","award":["MCIN\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["MCIN\/AEI\/10.13039\/501100011033"]}]},{"name":"EU NextGeneration EU\/PRTR","award":["952622"],"award-info":[{"award-number":["952622"]}]},{"name":"EU NextGeneration EU\/PRTR","award":["PID2020-116664RB-100"],"award-info":[{"award-number":["PID2020-116664RB-100"]}]},{"name":"EU NextGeneration EU\/PRTR","award":["MCIN\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["MCIN\/AEI\/10.13039\/501100011033"]}]},{"name":"Andalusia Government","award":["952622"],"award-info":[{"award-number":["952622"]}]},{"name":"Andalusia Government","award":["PID2020-116664RB-100"],"award-info":[{"award-number":["PID2020-116664RB-100"]}]},{"name":"Andalusia Government","award":["MCIN\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["MCIN\/AEI\/10.13039\/501100011033"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>The proliferation of devices for the Internet of Things (IoT) and their implication in many activities of our lives have led to a considerable increase in concern about the security of these devices, posing a double challenge for designers and developers of products. On the one hand, the design of new security primitives, suitable for resource-limited devices, can facilitate the inclusion of mechanisms and protocols to ensure the integrity and privacy of the data exchanged over the Internet. On the other hand, the development of techniques and tools to evaluate the quality of the proposed solutions as a step prior to their deployment, as well as to monitor their behavior once in operation against possible changes in operating conditions arising naturally or as a consequence of a stress situation forced by an attacker. To address these challenges, this paper first describes the design of a security primitive that plays an important role as a component of a hardware-based root of trust, as it can act as a source of entropy for True Random Number Generation (TRNG) or as a Physical Unclonable Function (PUF) to facilitate the generation of identifiers linked to the device on which it is implemented. The work also illustrates different software components that allow carrying out a self-assessment strategy to characterize and validate the performance of this primitive in its dual functionality, as well as to monitor possible changes in security levels that may occur during operation as a result of device aging and variations in power supply or operating temperature. The designed PUF\/TRNG is provided as a configurable IP module, which takes advantage of the internal architecture of the Xilinx Series-7 and Zynq-7000 programmable devices and incorporates an AXI4-based standard interface to facilitate its interaction with soft- and hard-core processing systems. Several test systems that contain different instances of the IP have been implemented and subjected to an exhaustive set of on-line tests to obtain the metrics that determine its quality in terms of uniqueness, reliability, and entropy characteristics. The results obtained prove that the proposed module is a suitable candidate for various security applications. As an example, an implementation that uses less than 5% of the resources of a low-cost programmable device is capable of obfuscating and recovering 512-bit cryptographic keys with virtually zero error rate.<\/jats:p>","DOI":"10.3390\/s23084070","type":"journal-article","created":{"date-parts":[[2023,4,18]],"date-time":"2023-04-18T05:18:13Z","timestamp":1681795093000},"page":"4070","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["On-Line Evaluation and Monitoring of Security Features of an RO-Based PUF\/TRNG for IoT Devices"],"prefix":"10.3390","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5568-1136","authenticated-orcid":false,"given":"Luis F.","family":"Rojas-Mu\u00f1oz","sequence":"first","affiliation":[{"name":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM, CSIC\/Universidad de Sevilla, 41092 Sevilla, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0700-0447","authenticated-orcid":false,"given":"Santiago","family":"S\u00e1nchez-Solano","sequence":"additional","affiliation":[{"name":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM, CSIC\/Universidad de Sevilla, 41092 Sevilla, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3025-5736","authenticated-orcid":false,"given":"Macarena C.","family":"Mart\u00ednez-Rodr\u00edguez","sequence":"additional","affiliation":[{"name":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM, CSIC\/Universidad de Sevilla, 41092 Sevilla, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1059-5338","authenticated-orcid":false,"given":"Piedad","family":"Brox","sequence":"additional","affiliation":[{"name":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM, CSIC\/Universidad de Sevilla, 41092 Sevilla, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2023,4,18]]},"reference":[{"key":"ref_1","first-page":"35","article-title":"Data Breaches Security Issues for Cloud Based Internet of Things","volume":"2","author":"Alyas","year":"2018","journal-title":"Int. J. Electron. Crime Investig."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s10916-018-1123-2","article-title":"Healthcare data breaches: Implications for digital forensic readiness","volume":"43","author":"Chernyshev","year":"2019","journal-title":"J. Med. Syst."},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Mahmood, Z. (2019). Security, Privacy and Trust in the IoT Environment, Springer International Publishing.","DOI":"10.1007\/978-3-030-18075-1"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Tawalbeh, L., Muheidat, F., Tawalbeh, M., and Quwaider, M. (2020). IoT Privacy and Security: Challenges and Solutions. Appl. Sci., 10.","DOI":"10.3390\/app10124102"},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Datta, S.K. (2020, January 25\u201326). DRAFT-A Cybersecurity Framework for IoT Platforms. Proceedings of the Zooming Innovation in Consumer Technologies Conference (ZINC), Novi Sad, Serbia.","DOI":"10.1109\/ZINC50678.2020.9161441"},{"key":"ref_6","unstructured":"Abouzakhar, N. (2013, January 11\u201312). Critical infrastructure cybersecurity: A review of recent threats and violations. Proceedings of the European Conference on Information Warfare and Security, Jyv\u00e4skyl\u00e4, Finland."},{"key":"ref_7","first-page":"122","article-title":"Analysis of cyber-attacks in IoT-based critical infrastructures","volume":"8","author":"Das","year":"2019","journal-title":"Int. J. Inf. Secur."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Al-Omary, A., Othman, A., AlSabbagh, H.M., and Al-Rizzo, H. (2018, January 15\u201316). Survey of hardware-based security support for IoT\/CPS systems. Proceedings of the Sustainability and Resilience Conference: Mitigating Risks and Emergency Planning, Manama, Bahrain.","DOI":"10.18502\/keg.v3i7.3072"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Mansour, S., and Lauf, A. (2020, January 10\u201313). Hardware Root Of Trust for IoT Security In Smart Home Systems. Proceedings of the IEEE 17th Annual Consumer Communications & Networking Conference (CCNC), Las Vegas, NV, USA.","DOI":"10.1109\/CCNC46108.2020.9045412"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Mahalat, M.H., Mandal, S., Mondal, A., and Sen, B. (2019, January 3\u20136). An Efficient Implementation of Arbiter PUF on FPGA for IoT Application. Proceedings of the 32nd IEEE International System-on-Chip Conference (SOCC), Singapore.","DOI":"10.1109\/SOCC46988.2019.1570548268"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Kang, S., Moon, J., and Jun, S.W. (2020, January 6\u20138). FPGA-Accelerated Time Series Mining on Low-Power IoT Devices. Proceedings of the IEEE 31st International Conference on Application-Specific Systems, Architectures and Processors (ASAP), Manchester, UK.","DOI":"10.1109\/ASAP49362.2020.00015"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Chakraborty, C., Lin, J.C.W., and Alazab, M. (2021). Data-Driven Mining, Learning and Analytics for Secured Smart Cities: Trends and Advances, Springer International Publishing.","DOI":"10.1007\/978-3-030-72139-8"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Parrilla, L., Garc\u00eda, A., Castillo, E., \u00c1lvarez Bermejo, J.A., L\u00f3pez-Villanueva, J.A., and Meyer-Baese, U. (2022). Dracon: An Open-Hardware Based Platform for Single-Chip Low-Cost Reconfigurable IoT Devices. Electronics, 11.","DOI":"10.3390\/electronics11132080"},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"114049","DOI":"10.1016\/j.microrel.2021.114049","article-title":"Improving the reliability of SRAM-based PUFs under varying operation conditions and aging degradation","volume":"118","author":"Brox","year":"2021","journal-title":"Microelectron. Reliab."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Tehranipoor, F., Karimian, N., Xiao, K., and Chandy, J. (2015, January 20\u201322). DRAM Based Intrinsic Physical Unclonable Functions for System Level Security. Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, Pittsburgh, PA, USA.","DOI":"10.1145\/2742060.2742069"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Sutar, S., Raha, A., and Raghunathan, V. (2016, January 1\u20137). D-PUF: An intrinsically reconfigurable DRAM PUF for device authentication in embedded systems. Proceedings of the International Conference on Compliers, Architectures, and Sythesis of Embedded Systems (CASES), Pittsburgh, PA, USA.","DOI":"10.1145\/2968455.2968519"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Suh, G.E., and Devadas, S. (2007, January 4\u20138). Physical Unclonable Functions for Device Authentication and Secret Key Generation. Proceedings of the 2007 44th ACM\/IEEE Design Automation Conference, San Diego, CA, USA.","DOI":"10.1109\/DAC.2007.375043"},{"key":"ref_18","unstructured":"Maiti, A., and Schaumont, P. (September, January 31). Improving the quality of a Physical Unclonable Function using configurable Ring Oscillators. Proceedings of the International Conference on Field Programmable Logic and Applications, Prague, Czech Republic."},{"key":"ref_19","unstructured":"Yin, C.E., and Qu, G. (2009, January 27). Temperature-aware cooperative ring oscillator PUF. Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST), San Francisco, CA, USA."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1007\/s00145-010-9088-4","article-title":"Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive","volume":"24","author":"Maiti","year":"2011","journal-title":"J. Cryptol."},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Merli, D., Stumpf, F., and Eckert, C. (2010, January 24\u201329). Improving the Quality of Ring Oscillator PUFs on FPGAs. Proceedings of the 5th Workshop on Embedded Systems Security, Scottsdale, AZ, USA.","DOI":"10.1145\/1873548.1873557"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Yin, C.E.D., and Qu, G. (2010, January 13\u201314). LISA: Maximizing RO PUF\u2019s secret extraction. Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), Anaheim, CA, USA.","DOI":"10.1109\/HST.2010.5513105"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Xin, X., Kaps, J.P., and Gaj, K. (September, January 31). A configurable ring-oscillator-based PUF for Xilinx FPGAs. Proceedings of the 2011 14th Euromicro Conference on Digital System Design, Oulu, Finland.","DOI":"10.1109\/DSD.2011.88"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1049\/iet-cds.2014.0089","article-title":"Enhanced challenge-response set and secure usage scenarios for ordering-based ring oscillator-physical unclonable functions","volume":"9","author":"Pusane","year":"2015","journal-title":"IET Circuits Devices Syst."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Kod\u00fdtek, F., and L\u00f3rencz, R. (2015, January 22\u201324). A Design of Ring Oscillator Based PUF on FPGA. Proceedings of the IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, Belgrade, Serbia.","DOI":"10.1109\/DDECS.2015.21"},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1016\/j.micpro.2016.02.005","article-title":"Improved Ring Oscillator PUF on FPGA and Its Properties","volume":"47","author":"Buek","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"ref_27","doi-asserted-by":"crossref","unstructured":"Mart\u00ednez-Rodr\u00edguez, M.C., Camacho-Ruiz, E., Brox, P., and S\u00e1nchez-Solano, S. (2021). A Configurable RO-PUF for Securing Embedded Systems Implemented on Programmable Devices. Electronics, 10.","DOI":"10.3390\/electronics10161957"},{"key":"ref_28","unstructured":"Lee, J., Lim, D., Gassend, B., Suh, G., van Dijk, M., and Devadas, S. (2004, January 17\u201319). A technique to build a secret key in integrated circuits for identification and authentication applications. Proceedings of the Symposium on VLSI Circuits, Digest of Technical Papers (IEEE Cat. No.04CH37525), Honolulu, HI, USA."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Kumar, S.S., Guajardo, J., Maes, R., Schrijen, G.J., and Tuyls, P. (2008, January 9). Extended abstract: The butterfly PUF protecting IP on every FPGA. Proceedings of the IEEE International Workshop on Hardware-Oriented Security and TRUST (HOST), Anaheim, CA, USA.","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"G\u00fcneysu, T., and Handschuh, H. (2015, January 13\u201316). A Physical Approach for Stochastic Modeling of TERO-Based TRNG. Proceedings of the Cryptographic Hardware and Embedded Systems\u2013CHES 2015, Saint-Malo, France.","DOI":"10.1007\/978-3-662-48324-4"},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"2887","DOI":"10.1109\/TIFS.2019.2908798","article-title":"Entropy Estimation for ADC Sampling-Based True Random Number Generators","volume":"14","author":"Ma","year":"2019","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Rojas-Mu\u00f1oz, L.F., S\u00e1nchez-Solano, S., Mart\u00ednez-Rodr\u00edguez, M.C., and Brox, P. (2022). True Random Number Generation Capability of a Ring Oscillator PUF for Reconfigurable Devices. Electronics, 11.","DOI":"10.3390\/electronics11234028"},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Ewert, M. (2018, January 14\u201316). A Random Number Generator Based on Electronic Noise and the Xorshift Algorithm. Proceedings of the VII International Conference on Network, Communication and Computing, Taipei, Taiwan.","DOI":"10.1145\/3301326.3301359"},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"91407","DOI":"10.1109\/ACCESS.2019.2926825","article-title":"Practical True Random Number Generator Using CMOS Image Sensor Dark Noise","volume":"7","author":"Park","year":"2019","journal-title":"IEEE Access"},{"key":"ref_35","doi-asserted-by":"crossref","first-page":"3354","DOI":"10.1002\/cta.3046","article-title":"A true random number generator that utilizes thermal noise in a programmable system-on-chip (PSoC)","volume":"49","author":"Matsuoka","year":"2021","journal-title":"Int. J. Circuit Theory Appl."},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"e2604","DOI":"10.1002\/jnm.2604","article-title":"FPGA implementation of chaos-based high-speed true random number generator","volume":"32","author":"Gupta","year":"2019","journal-title":"Int. J. Numer. Model. Electron. Netw. Devices Fields"},{"key":"ref_37","doi-asserted-by":"crossref","first-page":"4970","DOI":"10.1109\/TCSI.2020.3019030","article-title":"A High-Performance and Secure TRNG Based on Chaotic Cellular Automata Topology","volume":"67","author":"Luo","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_38","doi-asserted-by":"crossref","first-page":"3469","DOI":"10.1140\/epjs\/s11734-021-00234-6","article-title":"Design and FPGA implementation of TRNG based on a new multi-wing attractor in Lorenz chaotic system","volume":"230","author":"Azzaz","year":"2021","journal-title":"Eur. Phys. J. Spec. Top."},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"741","DOI":"10.1109\/TCSI.2020.3037173","article-title":"High-Throughput Portable True Random Number Generator Based on Jitter-Latch Structure","volume":"68","author":"Wang","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_40","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1109\/TCSI.2021.3087512","article-title":"A New Energy-Efficient and High Throughput Two-Phase Multi-Bit per Cycle Ring Oscillator-Based True Random Number Generator","volume":"69","author":"Cao","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_41","first-page":"1","article-title":"Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud","volume":"16","author":"Li","year":"2022","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"ref_42","doi-asserted-by":"crossref","first-page":"125796","DOI":"10.1109\/ACCESS.2019.2939027","article-title":"True Random Number Generators Using Electrical Noise","volume":"7","author":"Gong","year":"2019","journal-title":"IEEE Access"},{"key":"ref_43","doi-asserted-by":"crossref","unstructured":"Mart\u00ednez-Rodr\u00edguez, M.C., Rojas-Mu\u00f1oz, L.F., Camacho-Ruiz, E., S\u00e1nchez-Solano, S., and Brox, P. (2022). Efficient RO-PUF for Generation of Identifiers and Keys in Resource-Constrained Embedded Systems. Cryptography, 6.","DOI":"10.20944\/preprints202209.0129.v1"},{"key":"ref_44","unstructured":"Xilinx (2016). 7-Series FPGAs Configurable Logic Block: UG474 (v1.8), Xilinx. User Guide."},{"key":"ref_45","doi-asserted-by":"crossref","unstructured":"Bassham, L.E., Rukhin, A.L., Soto, J., Nechvatal, J.R., Smid, M.E., Barker, E.B., Leigh, S.D., Levenson, M., Vangel, M., and Banks, D.L. (2010). Sp 800-22 rev. 1a. a Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications, National Institute of Standards & Technology.","DOI":"10.6028\/NIST.SP.800-22r1a"},{"key":"ref_46","doi-asserted-by":"crossref","unstructured":"Turan, M.S., Barker, E., Kelsey, J., McKay, K.A., Baish, M.L., and Boyle, M. (2018). Recommendation for the Entropy Sources Used for Random Bit Generation. NIST Special Publication 800-90B, NIST.","DOI":"10.6028\/NIST.SP.800-90B"},{"key":"ref_47","unstructured":"(2023, March 11). PYNQ\u2014Python Productivity for Zynq. Available online: http:\/\/www.pynq.io\/."},{"key":"ref_48","unstructured":"(2023, March 11). C API Drivers for PYNQ FPGA Board. Available online: https:\/\/github.com\/mesham\/pynq_api."},{"key":"ref_49","unstructured":"(2023, March 11). Nexys A7: FPGA Trainer Board. Available online: https:\/\/digilent.com\/reference\/programmable-logic\/nexys-a7\/start."},{"key":"ref_50","doi-asserted-by":"crossref","first-page":"4886","DOI":"10.1109\/TCSI.2022.3199218","article-title":"High-Throughput FPGA-Compatible TRNG Architecture Exploiting Multistimuli Metastable Cells","volume":"69","author":"Bellizia","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_51","first-page":"1672","article-title":"A Novel Ultra-Compact FPGA-Compatible TRNG Architecture Exploiting Latched Ring Oscillators","volume":"69","author":"Bellizia","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_52","first-page":"756","article-title":"A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers","volume":"70","author":"Frustaci","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_53","first-page":"372","article-title":"Implementation and Evaluation of Ring Oscillator-based True Random Number Generator","volume":"12","author":"Torii","year":"2022","journal-title":"Int. J. Netw. Comput."},{"key":"ref_54","doi-asserted-by":"crossref","first-page":"62001","DOI":"10.1209\/0295-5075\/aca78b","article-title":"Design and implementation of a robust random number generator based on chaotic ring oscillators","volume":"140","author":"Demir","year":"2022","journal-title":"Europhys. Lett."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/23\/8\/4070\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T19:18:04Z","timestamp":1760123884000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/23\/8\/4070"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,18]]},"references-count":54,"journal-issue":{"issue":"8","published-online":{"date-parts":[[2023,4]]}},"alternative-id":["s23084070"],"URL":"https:\/\/doi.org\/10.3390\/s23084070","relation":{},"ISSN":["1424-8220"],"issn-type":[{"value":"1424-8220","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,18]]}}}