{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T02:06:27Z","timestamp":1760148387130,"version":"build-2065373602"},"reference-count":30,"publisher":"MDPI AG","issue":"9","license":[{"start":{"date-parts":[[2023,4,26]],"date-time":"2023-04-26T00:00:00Z","timestamp":1682467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"JSPS Bilateral Programs Joint Research","award":["JPJSBP120 223210","21K17770"],"award-info":[{"award-number":["JPJSBP120 223210","21K17770"]}]},{"name":"VDEC","award":["JPJSBP120 223210","21K17770"],"award-info":[{"award-number":["JPJSBP120 223210","21K17770"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>Recently, specifically designed video codecs have been preferred due to the expansion of video data in Internet of Things (IoT) devices. Context Adaptive Binary Arithmetic Coding (CABAC) is the entropy coding module widely used in recent video coding standards such as HEVC\/H.265 and VVC\/H.266. CABAC is a well known throughput bottleneck due to its strong data dependencies. Because the required context model of the current bin often depends on the results of the previous bin, the context model cannot be prefetched early enough and then results in pipeline stalls. To solve this problem, we propose a prediction-based context model prefetching strategy, effectively eliminating the clock consumption of the contextual model for accessing data in memory. Moreover, we offer multi-result context model update (MCMU) to reduce the critical path delay of context model updates in multi-bin\/clock architecture. Furthermore, we apply pre-range update and pre-renormalize techniques to reduce the multiplex BAE\u2019s route delay due to the incomplete reliance on the encoding process. Moreover, to further speed up the processing, we propose to process four regular and several bypass bins in parallel with a variable bypass bin incorporation (VBBI) technique. Finally, a quad-loop cache is developed to improve the compatibility of data interactions between the entropy encoder and other video encoder modules. As a result, the pipeline architecture based on the context model prefetching strategy can remove up to 45.66% of the coding time due to stalls of the regular bin, and the parallel architecture can also save 29.25% of the coding time due to model update on average under the condition that the Quantization Parameter (QP) is equal to 22. At the same time, the throughput of our proposed parallel architecture can reach 2191 Mbin\/s, which is sufficient to meet the requirements of 8 K Ultra High Definition Television (UHDTV). Additionally, the hardware efficiency (Mbins\/s per k gates) of the proposed architecture is higher than that of existing advanced pipeline and parallel architectures.<\/jats:p>","DOI":"10.3390\/s23094293","type":"journal-article","created":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T02:18:34Z","timestamp":1682561914000},"page":"4293","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Highly Pipelined and Highly Parallel VLSI Architecture of CABAC Encoder for UHDTV Applications"],"prefix":"10.3390","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6554-1770","authenticated-orcid":false,"given":"Chen","family":"Fu","sequence":"first","affiliation":[{"name":"Graduate School of Science and Engineering, Hosei University, Tokyo 184-8584, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5583-4895","authenticated-orcid":false,"given":"Heming","family":"Sun","sequence":"additional","affiliation":[{"name":"Waseda Research Institute for Science and Engineering, Waseda University, Tokyo 169-8050, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2408-366X","authenticated-orcid":false,"given":"Zhiqiang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Hosei University, Tokyo 184-8584, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5078-0522","authenticated-orcid":false,"given":"Jinjia","family":"Zhou","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Hosei University, Tokyo 184-8584, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2023,4,26]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"831","DOI":"10.1007\/s00530-021-00885-4","article-title":"Wireless multipath video transmission: When IoT video applications meet networking\u2014A survey","volume":"28","author":"Bhering","year":"2022","journal-title":"Multimed. Syst."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"3681","DOI":"10.1109\/JIOT.2020.2967788","article-title":"Blockchain-enabled cross-domain object detection for autonomous driving: A model sharing approach","volume":"7","author":"Jiang","year":"2020","journal-title":"IEEE Internet Things J."},{"key":"ref_3","first-page":"1","article-title":"Cisco visual networking index: Forecast and trends, 2017\u20132022","volume":"1","author":"Cisco","year":"2018","journal-title":"White Pap."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"1649","DOI":"10.1109\/TCSVT.2012.2221191","article-title":"Overview of the high efficiency video coding (HEVC) standard","volume":"22","author":"Sullivan","year":"2012","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/TCSVT.2015.2478707","article-title":"Overview of the range extensions for the HEVC standard: Tools, profiles, and performance","volume":"26","author":"Flynn","year":"2015","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/TMM.2017.2723238","article-title":"CTU-level complexity control for high efficiency video coding","volume":"20","author":"Zhang","year":"2017","journal-title":"IEEE Trans. Multimed."},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Adireddy, R., and Palanisamy, N.K. (2014\u20132, January 28). Effective approach to reduce complexity for HEVC intra prediction in inter frames. Proceedings of the 2014 Twentieth National Conference on Communications (NCC), Kanpur, India.","DOI":"10.1109\/NCC.2014.6811337"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"721","DOI":"10.1109\/TBC.2021.3077771","article-title":"Low-Complexity Rate-Distortion Optimization for HEVC Encoders","volume":"67","author":"Huang","year":"2021","journal-title":"IEEE Trans. Broadcast."},{"key":"ref_9","unstructured":"Choi, J.A., and Ho, Y.S. (2013, January 10\u201313). Improved residual data coding for high efficiency video coding lossless extension. Proceedings of the the 2013 RIVF International Conference on Computing & Communication Technologies-Research, Innovation, and Vision for Future (RIVF), Hanoi, Vietnam."},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Wang, M., Bi, Q., and Zhu, Y. (2017, January 22\u201325). Video compression: A jointly optimized transform-quantization method. Proceedings of the 2017 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC), Xiamen, China.","DOI":"10.1109\/ICSPCC.2017.8242522"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","article-title":"Overview of the H. 264\/AVC video coding standard","volume":"13","author":"Wiegand","year":"2003","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Kim, D., Moon, J., and Lee, S. (2015, January 2\u20135). Hardware implementation of HEVC CABAC encoder. Proceedings of the 2015 International SoC Design Conference (ISOCC), Gyeongju, Republic of Korea.","DOI":"10.1109\/ISOCC.2015.7401779"},{"key":"ref_13","unstructured":"Peng, B., Ding, D., Zhu, X., and Yu, L. (2013, January 19\u201323). A hardware CABAC encoder for HEVC. Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1080\/13682199.2018.1477486","article-title":"An FPGA-friendly CABAC-encoding architecture with dataflow modeling programming","volume":"66","author":"Ding","year":"2018","journal-title":"Imaging Sci. J."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Wahiba, M., Abdellah, S., Aichouche, B., and Azzaz, M. (2018, January 24\u201325). Multiple Bypass Bins FPGA Implementation of H. 256 CABAC Encoder. Proceedings of the 2018 International Conference on Applied Smart Systems (ICASS), Medea, Algeria.","DOI":"10.1109\/ICASS.2018.8652039"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.29292\/jics.v13i3.3","article-title":"Novel multiple bypass bin scheme and low-power approach for HEVC CABAC binary arithmetic encoder","volume":"13","author":"Ramos","year":"2018","journal-title":"J. Integr. Circuits Syst."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Li, W., Yin, X., Zeng, X., Yu, X., Wang, W., and Fan, Y. (November, January 31). A VLSI Implement of CABAC Encoder for H. 265\/HEVC. Proceedings of the 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Qingdao, China.","DOI":"10.1109\/ICSICT.2018.8565683"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/TCSVT.2014.2337572","article-title":"Ultra-high-throughput VLSI architecture of H. 265\/HEVC CABAC encoder for UHDTV applications","volume":"25","author":"Zhou","year":"2014","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Wahiba, M., Abdellah, S., Azzaz, M.S., and Aichouche, B. (2018, January 26\u201327). Design and FPGA Implementation of Residual Data in HEVC CABAC Encoder. Proceedings of the 2018 International Conference on Signal, Image, Vision and their Applications (SIVA), Guelma, Algeria.","DOI":"10.1109\/SIVA.2018.8661063"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Saggiorato, A.V.P., Ramos, F.L.L., Zatt, B., Porto, M., and Bampi, S. (2018, January 9\u201312). HEVC residual syntax elements generation architecture for high-throughput CABAC design. Proceedings of the 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Bordeaux, France.","DOI":"10.1109\/ICECS.2018.8617844"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Tran, D.L., Tran, X.T., Bui, D.H., and Pham, C.K. (2020). An Efficient Hardware Implementation of Residual Data Binarization in HEVC CABAC Encoder. Electronics, 9.","DOI":"10.3390\/electronics9040684"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"105425","DOI":"10.1016\/j.mejo.2022.105425","article-title":"High-throughput, area-efficient hardware architecture of CABAC-Binarization for UHD applications","volume":"123","author":"Nagaraju","year":"2022","journal-title":"Microelectron. J."},{"key":"ref_23","unstructured":"Vivienne, S., Madhukar, B., and Gary, J. (2014). High Efficiency Video Coding (HEVC): Algorithms and Architectures, Springer Publishing Company, Incorporated."},{"key":"ref_24","unstructured":"Fei, W., Zhou, D., and Goto, S. (September, January 29). A 1 gbin\/s cabac encoder for H. 264\/AVC. Proceedings of the 2011 19th European Signal Processing Conference, Low-Power HEVC Binarizer Architecture for the CABAC Block Targeting UHD Video Processing, Barcelona, Spain."},{"key":"ref_25","unstructured":"Chen, Y.J., Tsai, C.H., and Chen, L.G. (2006, January 21\u201324). Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264\/AVC. Proceedings of the 2006 IEEE International Symposium on Circuits and Systems (ISCAS), Island of Kos."},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"De Matos Alonso, C., Ramos, F.L.L., Zatt, B., Porto, M., and Bampi, S. (September, January 28). Low-power HEVC Binarizer architecture for the CABAC block targeting UHD video processing. Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands, Ceara, Brazil.","DOI":"10.1145\/3109984.3109988"},{"key":"ref_27","unstructured":"Lainema, J., Ugur, K., and Hallapuro, A. (2011). Single Entropy Coder for HEVC with a High Throughput Binarization Mode, JCTVC. JCTVC-G569."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1109\/TCSI.2019.2932891","article-title":"Residual syntax elements analysis and design targeting high-throughput HEVC CABAC","volume":"67","author":"Ramos","year":"2019","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"3415","DOI":"10.1109\/TCSVT.2018.2878399","article-title":"Efficient algorithm adaptations and fully parallel hardware architecture of H. 265\/HEVC intra encoder","volume":"29","author":"Zhang","year":"2018","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"3736","DOI":"10.1109\/TCSVT.2021.3101953","article-title":"Overview of the versatile video coding (VVC) standard and its applications","volume":"31","author":"Bross","year":"2021","journal-title":"IEEE Trans. Circuits Syst. Video Technol."}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/23\/9\/4293\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T19:23:33Z","timestamp":1760124213000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/23\/9\/4293"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,26]]},"references-count":30,"journal-issue":{"issue":"9","published-online":{"date-parts":[[2023,5]]}},"alternative-id":["s23094293"],"URL":"https:\/\/doi.org\/10.3390\/s23094293","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2023,4,26]]}}}