{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T02:17:57Z","timestamp":1760149077040,"version":"build-2065373602"},"reference-count":33,"publisher":"MDPI AG","issue":"13","license":[{"start":{"date-parts":[[2023,7,7]],"date-time":"2023-07-07T00:00:00Z","timestamp":1688688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Romanian Ministry of Education and Research, CNCS","award":["PCE 172\/2021","PN-III-P4-ID-PCE2020-0713"],"award-info":[{"award-number":["PCE 172\/2021","PN-III-P4-ID-PCE2020-0713"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>In this paper, we present two systolic array algorithms for efficient Very-Large-Scale Integration (VLSI) implementations of the 1-D Modified Discrete Sine Transform (MDST) using the systolic array architectural paradigm. The new algorithms decompose the computation of the MDST into modular and regular computational structures called pseudo-circular correlation and pseudo-cycle convolution. The two computational structures for pseudo-circular correlation and pseudo-cycle convolution both have the same form. This feature can be exploited to significantly reduce the hardware complexity since the two computational structures can be computed on the same linear systolic array. Moreover, the second algorithm can be used to further reduce the hardware complexity by replacing the general multipliers from the first one with multipliers with a constant that have a significantly reduced complexity. The resulting VLSI architectures have all the advantages of a cycle convolution and circular correlation based systolic implementations, such as high-speed using concurrency, an efficient use of the VLSI technology due to its local and regular interconnection topology, and low I\/O cost. Moreover, in both architectures, a cost-effective application of an obfuscation technique can be achieved with low overheads.<\/jats:p>","DOI":"10.3390\/s23136220","type":"journal-article","created":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T00:54:23Z","timestamp":1688950463000},"page":"6220","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["New Systolic Array Algorithms and VLSI Architectures for 1-D MDST"],"prefix":"10.3390","volume":"23","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3322-4663","authenticated-orcid":false,"given":"Doru Florin","family":"Chiper","sequence":"first","affiliation":[{"name":"Faculty of Electronics, Telecommunications and Information Technology, \u201cGheorghe Asachi\u201c Technical University of Iasi, 700506 Iasi, Romania"},{"name":"Technical Sciences Academy of Romania\u2014ASTR, 030167 Bucharest, Romania"},{"name":"Academy of Romanian Scientists\u2014AOSR, 030167 Bucharest, Romania"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2026-7186","authenticated-orcid":false,"given":"Arcadie","family":"Cracan","sequence":"additional","affiliation":[{"name":"Faculty of Electronics, Telecommunications and Information Technology, \u201cGheorghe Asachi\u201c Technical University of Iasi, 700506 Iasi, Romania"}]}],"member":"1968","published-online":{"date-parts":[[2023,7,7]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Aouedi, O., Piamrat, K., and Parrein, B. (2022). Intelligent Traffic Management in Next-Generation Networks. Future Internet, 14.","DOI":"10.3390\/fi14020044"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Klink, J. (2021). A Method of Codec Comparison and Selection for Good Quality Video Transmission over Limited-Bandwidth Networks. Sensors, 21.","DOI":"10.3390\/s21134589"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Tanseer, I., Kanwal, N., Asghar, M.N., Iqbal, A., Tanseer, F., and Fleury, M. (2020). Real-Time, Content-Based Communication Load Reduction in the Internet of Multimedia Things. Appl. Sci., 10.","DOI":"10.3390\/app10031152"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Zikria, Y.B., Afzal, M.K., and Kim, S.W. (2020). Internet of Multimedia Things (IoMT): Opportunities, Challenges and Solutions. Sensors, 20.","DOI":"10.3390\/s20082334"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"1153","DOI":"10.1109\/TASSP.1986.1164954","article-title":"Analysis\/Synthesis Filter Bank Design Based on Time Domain Aliasing Cancellation","volume":"34","author":"Princen","year":"1986","journal-title":"IEEE Trans. Acoust. Speech Signal Process."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1109\/29.56057","article-title":"Lapped Transforms for Efficient Transform\/Subband Coding","volume":"38","author":"Malvar","year":"1990","journal-title":"IEEE Trans. Acoust. Speech Signal Process."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/TCSII.2003.808895","article-title":"Recursive Architectures for Realizing Modified Discrete Cosine Transform and Its Inverse","volume":"50","author":"Chen","year":"2003","journal-title":"IEEE Trans. Circuits Syst. II Analog. Digit. Signal Process."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/LSP.2008.2008434","article-title":"Fast Algorithm for Modulated Complex Lapped Transform","volume":"16","author":"Dai","year":"2009","journal-title":"IEEE Signal Process. Lett."},{"key":"ref_9","first-page":"571","article-title":"Low Complexity and Fast Computation for Recursive MDCT and IMDCT Algorithms","volume":"57","author":"Lei","year":"2010","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_10","first-page":"65","article-title":"Low-Cost and High-Accuracy Design of Fast Recursive MDCT\/MDST\/IMDCT\/IMDST Algorithms and Their Realization","volume":"59","author":"Lai","year":"2012","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/97.895372","article-title":"An Efficient Implementation of the Forward and Inverse MDCT in MPEG Audio Coding","volume":"8","author":"Britanak","year":"2001","journal-title":"IEEE Signal Process. Lett."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"990","DOI":"10.1109\/82.974789","article-title":"Improved Algorithm for Efficient Computation of the Forward and Backward MDCT in MPEG Audio Coder","volume":"48","author":"Lee","year":"2001","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"key":"ref_13","unstructured":"Nikolajevic, V., and Fettweis, G. (September, January 29). Improved Implementation of MDCT in MP3 Audio Coding. Proceedings of the APCC\/MDMC\u201904. The 2004 Joint Conference of the 10th Asia-Pacific Conference on Communications and the 5th International Symposium on Multi-Dimensional Mobile Communications Proceeding, Beijing, China."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"2213","DOI":"10.1016\/j.sigpro.2009.04.041","article-title":"New Universal Rotation-Based Fast Computational Structures for an Efficient Implementation of the DCT-IV\/DST-IV and Analysis\/Synthesis MDCT\/MDST Filter Banks","volume":"89","author":"Britanak","year":"2009","journal-title":"Signal Process."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Pan, C., Lv, Z., Hua, X., and Li, H. (2020). The Algorithm and Structure for Digital Normalized Cross-Correlation by Using First-Order Moment. Sensors, 20.","DOI":"10.3390\/s20051353"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Gookyi, D.A.N., Lee, E., Kim, K., Jang, S.-J., and Lee, S.-S. (2023). Deep Learning Accelerators\u2019 Configuration Space Exploration Effect on Performance and Resource Utilization: A Gemmini Case Study. Sensors, 23.","DOI":"10.3390\/s23052380"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Adiono, T., Meliolla, G., Setiawan, E., and Harimurti, S. (2018, January 23\u201324). Design of Neural Network Architecture Using Systolic Array Implemented in Verilog Code. Proceedings of the 2018 International Symposium on Electronics and Smart Devices (ISESD), Bandung, Indonesia.","DOI":"10.1109\/ISESD.2018.8605478"},{"key":"ref_18","unstructured":"Sangaiah, A.K. (2019). Deep Learning and Parallel Computing Environment for Bioengineering Systems, Academic Press."},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Zunin, V.V., and Romanova, I.I. (2022, January 28\u201330). Parameterized Computing Module Generator Based on a Systolic Array. Proceedings of the 2022 IEEE International Conference on Industry 4.0, Artificial Intelligence, and Communications Technology (IAICT), Bali, Indonesia.","DOI":"10.1109\/IAICT55358.2022.9887460"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Lee, J., Jeong, D., Lee, S., Lee, M., Lee, W., and Jung, Y. (2023). FPGA Implementation of the Chirp-Scaling Algorithm for Real-Time Synthetic Aperture Radar Imaging. Sensors, 23.","DOI":"10.3390\/s23020959"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/53.29648","article-title":"Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review","volume":"6","author":"White","year":"1989","journal-title":"IEEE ASSP Mag."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why Systolic Architectures?","volume":"15","author":"Kung","year":"1982","journal-title":"Computer"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"4419","DOI":"10.1109\/TSP.2006.881269","article-title":"Hardware Efficient Fast DCT Based on Novel Cyclic Convolution Structures","volume":"54","author":"Cheng","year":"2006","journal-title":"IEEE Trans. Signal Process."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"1041","DOI":"10.1109\/TCSVT.2006.880191","article-title":"Systolic Designs for DCT Using a Low-Complexity Concurrent Convolutional Formulation","volume":"16","author":"Meher","year":"2006","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"2925","DOI":"10.1109\/TSP.2007.893746","article-title":"An Efficient Unified Framework for Implementation of a Prime-Length DCT\/IDCT With High Throughput","volume":"55","author":"Chiper","year":"2007","journal-title":"IEEE Trans. Signal Process."},{"key":"ref_26","first-page":"282","article-title":"A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture","volume":"60","author":"Chiper","year":"2013","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"1170","DOI":"10.1109\/TC.2012.64","article-title":"Hardware-Efficient Realization of Prime-Length DCT Based on Distributed Arithmetic","volume":"62","author":"Xie","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"ref_28","unstructured":"Kung, S.Y. (1988). VLSI Array Processors, Prentice Hall."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Chiper, D.F., and Cotorobai, L.-T. (2019, January 11\u201312). A Low Complexity Algorithm for the VLSI Implementation of DST Based on Band-Correlation Structures. Proceedings of the 2019 International Symposium on Signals, Circuits and Systems (ISSCS), Iasi, Romania.","DOI":"10.1109\/ISSCS.2019.8801792"},{"key":"ref_30","doi-asserted-by":"crossref","unstructured":"Chiper, D.F., and Cotorobai, L.-T. (2021). A New Approach for a Unified Architecture for Type IV DCT\/DST with an Efficient Incorporation of Obfuscation Technique. Electronics, 10.","DOI":"10.3390\/electronics10141656"},{"key":"ref_31","doi-asserted-by":"crossref","unstructured":"Chiper, D.F., and Cracan, A. (2022, January 10\u201311). A New VLSI Algorithm for a VLSI Implementation of MDST Using Obfuscation Technique. Proceedings of the 2022 International Symposium on Electronics and Telecommunications (ISETC), Timisoara, Romania.","DOI":"10.1109\/ISETC56213.2022.10009927"},{"key":"ref_32","unstructured":"Jen, C.-W., and Hsu, H.-Y. (1988, January 7\u20139). The Design of a Systolic Array with Tags Input. Proceedings of the 1988 IEEE International Symposium on Circuits and Systems (ISCAS), Espoo, Finland."},{"key":"ref_33","doi-asserted-by":"crossref","unstructured":"Chiper, D.F., and Cracan, A. (2023). An Efficient Algorithm and Architecture for the VLSI Implementation of Integer DCT That Allows an Efficient Incorporation of the Hardware Security with a Low Overhead. Appl. Sci., 13.","DOI":"10.3390\/app13126927"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/23\/13\/6220\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T20:08:02Z","timestamp":1760126882000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/23\/13\/6220"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,7]]},"references-count":33,"journal-issue":{"issue":"13","published-online":{"date-parts":[[2023,7]]}},"alternative-id":["s23136220"],"URL":"https:\/\/doi.org\/10.3390\/s23136220","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2023,7,7]]}}}