{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T01:05:56Z","timestamp":1760144756943,"version":"build-2065373602"},"reference-count":24,"publisher":"MDPI AG","issue":"11","license":[{"start":{"date-parts":[[2024,5,21]],"date-time":"2024-05-21T00:00:00Z","timestamp":1716249600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"National Natural Science Foundation of China","award":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"],"award-info":[{"award-number":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"]}]},{"name":"Key Field Project of Colleges and Universities in Guangdong Province","award":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"],"award-info":[{"award-number":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"]}]},{"name":"Key Project of Social Welfare and Basic Research Project in Zhongshan City","award":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"],"award-info":[{"award-number":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"]}]},{"name":"Construction Project of Professional Quality Engineering in 2020","award":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"],"award-info":[{"award-number":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"]}]},{"name":"Construction Project of Professional Quality Engineering in 2021","award":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"],"award-info":[{"award-number":["60976026","2021ZDZX1081","2021B2020","YLZY202001","JD202101"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sensors"],"abstract":"<jats:p>A 9-10-bit adjustable and energy-efficient switching scheme for SAR ADC with one-LSB common-mode voltage variation is proposed. Based on capacitor-splitting technology and common-mode conversion techniques, the proposed switching scheme reduces the DAC switching energy by 96.41% compared to the conventional scheme. The low complexity and the one-LSB common-mode voltage offset of this scheme benefit from the simultaneous switching of the reference voltages of the capacitors corresponding to the positive array and the negative array throughout the entire reference voltage switching process, and the reference voltage of each capacitor in the scheme does not change more than two voltages. The post-layout result shows that the ADC achieves the 54.96 dB SNDR, the 61.73 dB SFDR, and the 0.67 \u03bcw power consumption with the 10-bit mode and the 48.33 dB SNDR, the 54.17 dB SFDR, and the 0.47 \u03bcw power consumption with the 9-bit mode in a 180 nm process with a 100 kS\/s sampling frequency.<\/jats:p>","DOI":"10.3390\/s24113273","type":"journal-article","created":{"date-parts":[[2024,5,21]],"date-time":"2024-05-21T08:54:28Z","timestamp":1716281668000},"page":"3273","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A 9-10-Bit Adjustable and Energy-Efficient Switching Scheme for Successive Approximation Register Analog-to-Digital Converter with One Least Significant Bit Common-Mode Voltage Variation"],"prefix":"10.3390","volume":"24","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4634-3079","authenticated-orcid":false,"given":"Yunfeng","family":"Hu","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-2119-9809","authenticated-orcid":false,"given":"Chaoyi","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lexing","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-8680-0278","authenticated-orcid":false,"given":"Qingming","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9153-6366","authenticated-orcid":false,"given":"Bin","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengsi","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bingbing","family":"Yuan","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan 528402, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaohui","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology, Guangzhou 510640, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, South China University of Technology, Guangzhou 510640, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2024,5,21]]},"reference":[{"key":"ref_1","first-page":"984","article-title":"A 10 Bit 5 MS\/s Column SAR ADC With Digital Error Correction for CMOS Image Sensors","volume":"67","author":"Xie","year":"2020","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Lin, J.Y., Chang, K.H., Kao, C.C., Lo, S.C., Chen, Y.J., Lee, P.C., Chen, C.H., Yin, C., and Hsieh, C.C. (2015, January 24\u201327). An 8-Bit Column-Shared SAR ADC for CMOS Image Sensor Applications. Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal.","DOI":"10.1109\/ISCAS.2015.7168630"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"105771","DOI":"10.1016\/j.mejo.2023.105771","article-title":"A 99.93% Energy-Efficient Switching Scheme for SAR ADC without Switching Energy in the First Three MSBs","volume":"136","author":"Yu","year":"2023","journal-title":"Microelectron. J."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"20230202","DOI":"10.1587\/elex.20.20230202","article-title":"A 10-Bit 120MS\/s SAR ADC Using Tri-Switch Sampling and VCM-Stable Switching Scheme in 40-Nm CMOS","volume":"20","author":"Xu","year":"2023","journal-title":"IEICE Electron. Express"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"6561","DOI":"10.1007\/s00034-022-02093-5","article-title":"A Highly Area-Efficient Switching Scheme Based on Charge Sharing and Capacitor Holding for SAR ADCs","volume":"41","author":"Guo","year":"2022","journal-title":"Circuits Syst. Signal Process."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Hu, Y., Chen, L., Chen, H., Wen, Y., Zhang, H., and Liu, X. (2019, January 3\u20136). A 100 KS\/s 8\u201310 Bit Resolution-Reconfigurable SAR ADC for Bioelectronics Application. Proceedings of the 2019 32nd IEEE International System-on-Chip Conference (SOCC), Singapore.","DOI":"10.1109\/SOCC46988.2019.1570555766"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"689","DOI":"10.1109\/TCSI.2014.2377431","article-title":"A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS\/s Power Scalable SAR ADC in 0.18\u03bcm CMOS","volume":"62","author":"Zhu","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"3078","DOI":"10.1002\/cta.3577","article-title":"A Low Settling Time Switching Scheme for SAR ADCs with Reset-free Regenerative Comparator","volume":"51","author":"Pahlavanzadeh","year":"2023","journal-title":"Int. J. Circuit Theory Appl."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"129","DOI":"10.26866\/jees.2022.2.r.69","article-title":"Low-Power Switching Scheme with Quarter Reference Voltage Sources for SAR ADCs","volume":"22","author":"Lee","year":"2022","journal-title":"J. Electromagn. Eng. Sci."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"2825","DOI":"10.1109\/JSSC.2014.2352304","article-title":"A 10 Bit SAR ADC With Data-Dependent Energy Reduction Using LSB-First Successive Approximation","volume":"49","author":"Yaul","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1007\/s10470-015-0539-6","article-title":"SAR ADC Architecture with 98.8% Reduction in Switching Energy over Conventional Scheme","volume":"84","author":"Liang","year":"2015","journal-title":"Analog. Integr. Circ. Sig. Process."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"3639","DOI":"10.1109\/TCSI.2018.2853043","article-title":"A 0.6-V 10-Bit 200-kS\/s SAR ADC With Higher Side-Reset-and-Set Switching Scheme and Hybrid CAP-MOS DAC","volume":"65","author":"Zhang","year":"2018","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MCD.2000.876905","article-title":"Analog Integrated Circuit Design","volume":"16","author":"Johns","year":"2000","journal-title":"IEEE Circuits Devices Mag."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"731","DOI":"10.1109\/JSSC.2010.2042254","article-title":"A 10-Bit 50-MS\/s SAR ADC With a Monotonic Capacitor Switching Procedure","volume":"45","author":"Liu","year":"2010","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"20141202","DOI":"10.1587\/elex.12.20141202","article-title":"Energy-Efficient and Reference-Free Monotonic Capacitor Switching Scheme with Fewest Switches for SAR ADC","volume":"12","author":"Wang","year":"2015","journal-title":"IEICE Electron. Express."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"482","DOI":"10.1049\/el.2011.4001","article-title":"Low-Energy and Area-Efficient Tri-Level Switching Scheme for SAR ADC","volume":"48","author":"Yuan","year":"2012","journal-title":"Electron. Lett."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1049\/el.2012.3332","article-title":"VCM-Based Monotonic Capacitor Switching Scheme for SAR ADC","volume":"49","author":"Zhu","year":"2013","journal-title":"Electron. Lett."},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1049\/el.2013.2794","article-title":"Energy-Efficient Hybrid Capacitor Switching Scheme for SAR ADC","volume":"50","author":"Xie","year":"2014","journal-title":"Electron. Lett."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"2020005","DOI":"10.1142\/S0218126620200054","article-title":"Area-Efficient Capacitor-Splitting Switching Scheme with a Nearly Constant Common-Mode Voltage for SAR ADCs","volume":"29","author":"Wang","year":"2020","journal-title":"J. Circuit Syst. Comp."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"1102674","DOI":"10.3389\/fphy.2022.1102674","article-title":"A 10 Bit 1 MS\/s SAR ADC with One LSB Common-Mode Shift Energy-Efficient Switching Scheme for Image Sensor","volume":"10","author":"Hu","year":"2022","journal-title":"Front. Phys."},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Schinkel, D., Mensink, E., Klumperink, E., van Tuijl, E., and Nauta, B. (2007, January 11\u201315). A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time. Proceedings of the 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref_22","first-page":"26","article-title":"A 10-Bit 5 MS\/s VCO-SAR ADC in 0.18-\u03bcm CMOS","volume":"66","author":"Xie","year":"2019","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1109\/TCSI.2016.2528080","article-title":"A 0.6-V 10-Bit 200-kS\/s Fully Differential SAR ADC With Incremental Converting Algorithm for Energy Efficient Applications","volume":"63","author":"Song","year":"2016","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Zhang, H., Zhang, H., Song, Y., and Zhang, R. (2018, January 27\u201330). A 10-Bit 200-kS\/s 1.76-\u03bcW SAR ADC with Hybrid CAP-MOS DAC for Energy-Limited Applications. Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy.","DOI":"10.1109\/ISCAS.2018.8351169"}],"container-title":["Sensors"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1424-8220\/24\/11\/3273\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T14:45:48Z","timestamp":1760107548000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1424-8220\/24\/11\/3273"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,21]]},"references-count":24,"journal-issue":{"issue":"11","published-online":{"date-parts":[[2024,6]]}},"alternative-id":["s24113273"],"URL":"https:\/\/doi.org\/10.3390\/s24113273","relation":{},"ISSN":["1424-8220"],"issn-type":[{"type":"electronic","value":"1424-8220"}],"subject":[],"published":{"date-parts":[[2024,5,21]]}}}