{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:32:16Z","timestamp":1781886736426,"version":"3.54.5"},"reference-count":25,"publisher":"MDPI AG","issue":"3","license":[{"start":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T00:00:00Z","timestamp":1584662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Symmetry"],"abstract":"<jats:p>As the Moore\u2019s law era will draw to a close, some domain-specific architectures even non-Von Neumann systems have been presented to keep the progress. This paper proposes novel annealing in memory (AIM) architecture to implement Ising calculation, which is based on Ising model and expected to accelerate solving combinatorial optimization problem. The Ising model has a symmetrical structure and realizes phase transition by symmetry breaking. AIM draws annealing calculation into memory to reduce the cost of information transfer between calculation unit and the memory, improves the ability of parallel processing by enabling each Static Random-Access Memory (SRAM) array to perform calculations. An approximate probability flipping circuit is proposed to avoid the system getting trapped in local optimum. Bit-serial design incurs only an estimated 4.24% area above the SRAM and allows the accuracy to be easily adjusted. Two vision applications are mapped for acceleration and results show that it can speed up Multi-Object Tracking (MOT) by 780\u00d7 and Multiple People Head Detection (MPHD) by 161\u00d7 with only 0.0064% and 0.031% energy consumption respectively over approximate algorithms.<\/jats:p>","DOI":"10.3390\/sym12030480","type":"journal-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T07:29:07Z","timestamp":1584689347000},"page":"480","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["AIM: Annealing in Memory for Vision Applications"],"prefix":"10.3390","volume":"12","author":[{"given":"Zhi","family":"Wang","sequence":"first","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha 410073, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiao","family":"Hu","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha 410073, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha 410073, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhao","family":"Lv","sequence":"additional","affiliation":[{"name":"Center for Assessment and Demonstration Research, Academy of Military Sciences, Beijing 100091, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha 410073, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2020,3,20]]},"reference":[{"key":"ref_1","unstructured":"Moore, G.E. (1975, January 1\u20133). Progress in digital integrated electronics. Proceedings of the Electron Devices Meeting, Washington, DC, USA."},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Chen, Y., Luo, T., Liu, S., Zhang, S., He, L., Wang, J., Li, L., Chen, T., Xu, Z., and Sun, N. (2014). Dadiannao: A machine-learning supercomputer. Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture, Cambridge, UK, 13\u201317 December 2014, IEEE Computer Society.","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","article-title":"Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks","volume":"52","author":"Chen","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Gao, M., Pu, J., Yang, X., Horowitz, M., and Kozyrakis, C. (2017, January 8\u201312). Tetris: Scalable and efficient neural network acceleration with 3d memory. Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems, Xi\u2019an, China.","DOI":"10.1145\/3037697.3037702"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"Merolla","year":"2014","journal-title":"Science"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","article-title":"Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip","volume":"34","author":"Akopyan","year":"2015","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MC.2018.157113521","article-title":"Programming Spiking Neural Networks on Intel Loihi","volume":"51","author":"Lin","year":"2018","journal-title":"Computer"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1038\/nature10012","article-title":"Quantum annealing with manufactured spins","volume":"473","author":"Johnson","year":"2011","journal-title":"Nature"},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"505","DOI":"10.1038\/s41586-019-1666-5","article-title":"Quantum supremacy using a programmable superconducting processor","volume":"574","author":"Arute","year":"2019","journal-title":"Nature"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Yamaoka, M., Yoshimura, C., Hayashi, M., Okuyama, T., Aoki, H., and Mizuno, H. (2015, January 11\u201315). 24.3 20k-spin Ising chip for combinational optimization problem with CMOS annealing. Proceedings of the 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2015.7063111"},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"604","DOI":"10.1109\/TC.2017.2775618","article-title":"Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications","volume":"67","author":"Zhang","year":"2017","journal-title":"IEEE Trans. Comput."},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Matsubara, S., Tamura, H., Takatsu, M., Yoo, D., Vatankhahghadim, B., Yamasaki, H., Miyazawa, T., Tsukamoto, S., Watanabe, Y., and Takemoto, K. (2017). Ising-model optimizer with parallel-trial bit-sieve engine. Proceedings of the Conference on Complex, Intelligent, and Software Intensive Systems, Turin, Italy, 10\u201313 July 2017, Springer.","DOI":"10.1007\/978-3-319-61566-0_39"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Zhang, J., Chen, S., Wang, Z., Wang, L., Lv, L., and Wang, Y. (2018, January 27\u201330). Pre-Calculating Ising Memory: Low Cost Method to Enhance Traditional Memory with Ising Ability. Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Firenze Fiera Spa, Florence, Italy.","DOI":"10.1109\/ISCAS.2018.8350988"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Takemoto, T., Hayashi, M., Yoshimura, C., and Yamaoka, M. (2019, January 17\u201321). 2.6 A 2\u00d7 30k-Spin Multichip Scalable Annealing Processor Based on a Processing-In-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems. Proceedings of the 2019 IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2019.8662517"},{"key":"ref_15","unstructured":"Skubiszewski, M. (1992, January 1\u20134). An exact hardware implementation of the Boltzmann machine. Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing, Arlington, TX, USA."},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"883","DOI":"10.1103\/RevModPhys.39.883","article-title":"History of the Lenz-Ising model","volume":"39","author":"Brush","year":"1967","journal-title":"Rev. Mod. Phys."},{"key":"ref_17","unstructured":"Papadimitriou, C.H., and Steiglitz, K. (1982). Combinatorial Optimization, Prentice Hall."},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Karp, R.M. (1972). Reducibility among combinatorial problems. Complexity of Computer Computations, Springer.","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Osep, A., Mehner, W., Mathias, M., and Leibe, B. (June, January 29). Combined image-and world-space tracking in traffic scenes. Proceedings of the 2017 IEEE International Conference on Robotics and Automation (ICRA), Singapore.","DOI":"10.1109\/ICRA.2017.7989230"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Vu, T.H., Osokin, A., and Laptev, I. (2015, January 11\u201313). Context-aware CNNs for person head detection. Proceedings of the IEEE International Conference on Computer Vision, Araucano Park, Las Condes, Chile.","DOI":"10.1109\/ICCV.2015.331"},{"key":"ref_21","unstructured":"De Gloria, A., and Faraboschi, P. (1994, January 2\u20136). Application specific parallel architectures. Proceedings of the International Conference on Massively Parallel Computing Systems, Ischia, Italy."},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"1158","DOI":"10.1109\/TC.2015.2441696","article-title":"A Low-Error, Cost-Efficient Design Procedure for Evaluating Logarithms to Be Used in a Logarithmic Arithmetic Processor","volume":"65","author":"Liu","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Geiger, A. (2012, January 16\u201321). Are we ready for autonomous driving? The KITTI vision benchmark suite. Proceedings of the IEEE Conference on Computer Vision & Pattern Recognition, Providence, RI, USA.","DOI":"10.1109\/CVPR.2012.6248074"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"246309","DOI":"10.1155\/2008\/246309","article-title":"Evaluating Multiple Object Tracking Performance: The CLEAR MOT Metrics","volume":"2008","author":"Bernardin","year":"2008","journal-title":"Eurasip J. Image Video Process."},{"key":"ref_25","unstructured":"Ren, X. (2009, January 20\u201325). Finding people in archive films through tracking. Proceedings of the IEEE Conference on Computer Vision & Pattern Recognition, Miami, FL, USA."}],"container-title":["Symmetry"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-8994\/12\/3\/480\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T09:09:58Z","timestamp":1760173798000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-8994\/12\/3\/480"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,20]]},"references-count":25,"journal-issue":{"issue":"3","published-online":{"date-parts":[[2020,3]]}},"alternative-id":["sym12030480"],"URL":"https:\/\/doi.org\/10.3390\/sym12030480","relation":{},"ISSN":["2073-8994"],"issn-type":[{"value":"2073-8994","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3,20]]}}}