{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T13:42:15Z","timestamp":1776519735798,"version":"3.51.2"},"reference-count":79,"publisher":"MDPI AG","issue":"3","license":[{"start":{"date-parts":[[2021,2,26]],"date-time":"2021-02-26T00:00:00Z","timestamp":1614297600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100004530","name":"Universiti Putra Malaysia","doi-asserted-by":"publisher","award":["Geran Putra Berimpak: UPM\/700-2\/1\/GPB\/2017\/9557900"],"award-info":[{"award-number":["Geran Putra Berimpak: UPM\/700-2\/1\/GPB\/2017\/9557900"]}],"id":[{"id":"10.13039\/501100004530","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Symmetry"],"abstract":"<jats:p>Interconnection networks provide an effective means by which components of a system such as processors and memory modules communicate to provide reliable connectivity. This facilitates the realization of a highly efficient network design suitable for computational-intensive applications. Particularly, the use of multistage interconnection networks has unique advantages as the addition of extra stages helps to improve the network performance. However, this comes with challenges and trade-offs, which motivates researchers to explore various design options and architectural models to improve on its performance. A particular class of these networks is shuffle exchange network (SEN) which involves a symmetric N-input and N-output architecture built in stages of N\/2 switching elements each. This paper presents recent advances in multistage interconnection networks with emphasis on SENs while discussing pertinent issues related to its design aspects, and taking lessons from the past and current literature. To achieve this objective, applications, motivating factors, architectures, shuffle exchange networks, and some of the performance evaluation techniques as well as their merits and demerits are discussed. Then, to capture the latest research trends in this area not covered in contemporary literature, this paper reviews very recent advancements in shuffle exchange multistage interconnection networks within the last few years and provides design guidelines as well as recommendations for future consideration.<\/jats:p>","DOI":"10.3390\/sym13030378","type":"journal-article","created":{"date-parts":[[2021,2,26]],"date-time":"2021-02-26T06:47:20Z","timestamp":1614322040000},"page":"378","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["A Primer on Design Aspects and Recent Advances in Shuffle Exchange Multistage Interconnection Networks"],"prefix":"10.3390","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4078-6066","authenticated-orcid":false,"given":"Oluwatosin Ahmed","family":"Amodu","sequence":"first","affiliation":[{"name":"Department of Communication Technology and Network, Faculty of Computer Science and Information Technology, Universiti Putra Malaysia, UPM Serdang 43400, Selangor Darul Ehsan, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5124-5759","authenticated-orcid":false,"given":"Mohamed","family":"Othman","sequence":"additional","affiliation":[{"name":"Department of Communication Technology and Network, Faculty of Computer Science and Information Technology, Universiti Putra Malaysia, UPM Serdang 43400, Selangor Darul Ehsan, Malaysia"},{"name":"Laboratory of Computational Sciences and Mathematical Physics, Institute for Mathematical Research, Universiti Putra Malaysia, UPM Serdang 43400, Selangor Darul Ehsan, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4957-8247","authenticated-orcid":false,"given":"Nur Arzilawati Md","family":"Yunus","sequence":"additional","affiliation":[{"name":"Department of Communication Technology and Network, Faculty of Computer Science and Information Technology, Universiti Putra Malaysia, UPM Serdang 43400, Selangor Darul Ehsan, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8079-1791","authenticated-orcid":false,"given":"Zurina Mohd","family":"Hanapi","sequence":"additional","affiliation":[{"name":"Department of Communication Technology and Network, Faculty of Computer Science and Information Technology, Universiti Putra Malaysia, UPM Serdang 43400, Selangor Darul Ehsan, Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"1968","published-online":{"date-parts":[[2021,2,26]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"2653","DOI":"10.1109\/JSYST.2018.2853714","article-title":"Enhancement Replicated Network: A Reliable Multistage Interconnection Network Topology","volume":"13","author":"Yunus","year":"2018","journal-title":"IEEE Syst. J."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/MM.2007.4378787","article-title":"Research challenges for on-chip interconnection networks","volume":"27","author":"Owens","year":"2007","journal-title":"IEEE Micro"},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/C-M.1981.220297","article-title":"Interconnection networks using shuffles","volume":"14","author":"Chen","year":"1981","journal-title":"Computer"},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/C-M.1981.220290","article-title":"A survey of interconnection networks","volume":"14","author":"Feng","year":"1981","journal-title":"Computer"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"1099","DOI":"10.1109\/TC.1983.1676170","article-title":"A class of redundant path multistage interconnection networks","volume":"32","author":"Padmanabhan","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1504\/IJITST.2018.093663","article-title":"Rearranging links: A cost-effective approach to improve the reliability of multistage interconnection networks","volume":"8","author":"Bistouni","year":"2018","journal-title":"Int. J. Internet Technol. Secur. Trans."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1007\/BF00138604","article-title":"An introduction to the multistage cube family of interconnection networks","volume":"1","author":"Siegel","year":"1987","journal-title":"J. Supercomput."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.1979.1658780","article-title":"Interconnection networks for SIMD machines","volume":"12","author":"Siegel","year":"1979","journal-title":"Computer"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Thurber, K.J. (1974, January 6\u201310). Interconnection networks: A survey and assessment. Proceedings of the National Computer Conference and Exposition, Chicago, IL, USA.","DOI":"10.1145\/1500175.1500346"},{"key":"ref_10","doi-asserted-by":"crossref","unstructured":"Siegel, H.J., McMillen, R.J., and Mueller, P.T. (1979, January 4\u20137). A survey of interconnection methods for reconfigurable parallel processing systems. Proceedings of the IEEE 1979 International Workshop on Managing Requirements Knowledge (MARK), New York, NY, USA.","DOI":"10.1109\/MARK.1979.8817077"},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Radunovi\u0107, B., and Milutinovi\u0107, V. (1998). A survey of reconfigurable computing architectures. International Workshop on Field Programmable Logic and Applications, Springer.","DOI":"10.1007\/BFb0055265"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"724","DOI":"10.7763\/IJCEE.2011.V3.411","article-title":"Shuffle Exchange Network in Multistage InterconnectionNetwork: A Review and Challenges","volume":"3","author":"Yunus","year":"2011","journal-title":"Int. J. Comput. Electr. Eng."},{"key":"ref_13","first-page":"143","article-title":"A Survey on Multi-Stage Interconnection Networks","volume":"3","author":"Sadawarti","year":"2015","journal-title":"Int. J. Comput. Sci. Trends Technol."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"596","DOI":"10.1080\/02564602.2015.1130595","article-title":"Reliability review of interconnection networks","volume":"33","author":"Othman","year":"2016","journal-title":"IETE Tech. Rev."},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1080\/02564602.2015.1102098","article-title":"Review of multistage interconnection networks reliability and fault-tolerance","volume":"33","author":"Rajkumar","year":"2016","journal-title":"IETE Tech. Rev."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Gupta, S., and Pahuja, G. (2018, January 26\u201327). Regular Shuffle Exchange Interconnection Networks: Review and Comparison. Proceedings of the 2018 International Conference on Sustainable Energy, Electronics, and Computing Systems (SEEMS), Greater Noida, India.","DOI":"10.1109\/SEEMS.2018.8687352"},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1504\/IJCSYSE.2019.10022446","article-title":"A review on gamma interconnection network","volume":"5","author":"Gupta","year":"2019","journal-title":"Int. J. Comput. Syst. Eng."},{"key":"ref_18","first-page":"165","article-title":"A Survey of Multistage Interconnection Networks","volume":"13","author":"Prakash","year":"2020","journal-title":"Recent Adv. Electr. Electron. Eng. Former. Recent Patents Electr. Electron. Eng."},{"key":"ref_19","unstructured":"Gaur, V., Yadav, O.P., Soni, G., and Rathore, A.P.S. (2020). A literature review on network reliability analysis and its engineering applications. Proc. Inst. Mechan. Eng. Part O J. Risk Reliab., 1748006X20962258."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"385","DOI":"10.12720\/jcm.13.7.385-390","article-title":"Integrating Replicated Network in Reliability Shuffle Exchange Network System","volume":"13","author":"Yunus","year":"2018","journal-title":"J. Commun."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"e3785","DOI":"10.1002\/dac.3785","article-title":"Quantitative analysis of multilayer switching networks providing multiple internal routes","volume":"31","author":"Stergiou","year":"2018","journal-title":"Int. J. Commun. Syst."},{"key":"ref_22","first-page":"1729","article-title":"Reliability Evaluation and Analysis of Multistage Interconnection Networks","volume":"119","author":"Panda","year":"2018","journal-title":"Int. J. Pure Appl. Math."},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Gupta, S., and Pahuja, G. (2019). FTSM: Design and reliability measures. Advances in System Optimization and Control, Springer.","DOI":"10.1007\/978-981-13-0665-5_1"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"012001","DOI":"10.1088\/1757-899X\/575\/1\/012001","article-title":"Reliability study of U-type multistage interconnection networks","volume":"Volume 575","author":"Stergiou","year":"2019","journal-title":"IOP Conference Series: Materials Science and Engineering, Kota Kinabalu, Malaysia, 29\u201330 November 2018"},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"104640","DOI":"10.1016\/j.mejo.2019.104640","article-title":"A novel QCA shuffle-exchange network architecture with multicast and broadcast communication capabilities","volume":"93","author":"Abutaleb","year":"2019","journal-title":"Microelectron. J."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"10319","DOI":"10.1007\/s11227-020-03252-8","article-title":"Parallel SEN: A new approach to improve the reliability of shuffle-exchange network","volume":"76","author":"Abedini","year":"2020","journal-title":"J. Supercomput."},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"370","DOI":"10.2174\/2213275912666181207153651","article-title":"SEGIN-Minus: A New Approach to Design Reliable and Fault-Tolerant MIN","volume":"13","author":"Gupta","year":"2020","journal-title":"Recent Adv. Comput. Sci. Commun. Former. Recent Patents Comput. Sci."},{"key":"ref_28","doi-asserted-by":"crossref","unstructured":"Gholizadeh, R., and Valinataj, M. (2020, January 29\u201330). Reliability Improvement of Fault-Tolerant Shuffle Exchange Interconnection Networks. Proceedings of the IEEE 2020 10th International Conference on Computer and Knowledge Engineering (ICCKE), Mashhad, Iran.","DOI":"10.1109\/ICCKE50421.2020.9303610"},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1007\/s13198-019-00929-z","article-title":"Terminal reliability analysis of multistage interconnection networks","volume":"11","author":"Prakash","year":"2020","journal-title":"Int. J. Syst. Assur. Eng. Manag."},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"901","DOI":"10.1016\/S1383-7621(01)00039-X","article-title":"A fault tolerant multistage interconnection network with partly duplicated switches","volume":"47","author":"Kamiura","year":"2002","journal-title":"J. Syst. Archit."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1016\/S0965-9978(99)00025-3","article-title":"Simulation of dynamic input buffer space in multistage interconnection networks","volume":"31","author":"Diab","year":"2000","journal-title":"Adv. Eng. Softw."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1109\/TC.1985.1676568","article-title":"Dynamic accessibility testing and path length optimization of multistage interconnection networks","volume":"34","author":"Agrawal","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"ref_33","unstructured":"Potlapalli, Y.R., and Agrawal, D.P. (1994, January 26\u201329). Bounds on the number of passes in multistage interconnection networks. Proceedings of the 1994 6th IEEE Symposium on Parallel and Distributed Processing, Dallas, TX, USA."},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Yunus, N.A.M., and Othman, M. (2015). Empirical analysis of terminal reliability in multistage interconnection networks. Computational Intelligence and Efficiency in Engineering Systems, Springer.","DOI":"10.1007\/978-3-319-15720-7_11"},{"key":"ref_35","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1016\/j.ress.2014.07.012","article-title":"Analyzing the reliability of shuffle-exchange networks using reliability block diagrams","volume":"132","author":"Bistouni","year":"2014","journal-title":"Reliab. Eng. Syst. Saf."},{"key":"ref_36","doi-asserted-by":"crossref","first-page":"1650012","DOI":"10.1142\/S0218539316500121","article-title":"A new SEN Minus: Design and reliability measures","volume":"23","author":"Gupta","year":"2016","journal-title":"Int. J. Reliab. Qual. Saf. Eng."},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Bhardwaj, V.P. (2012). A new fault tolerant routing algorithm for advance irregular alpha multistage interconnection network. Advances in Computer Science, Engineering & Applications, Springer.","DOI":"10.1007\/978-3-642-30111-7_94"},{"key":"ref_38","unstructured":"Chen, Z., Liu, Z.J., and Qiu, Z.L. (2003, January 9\u201311). The C1-networks: A scalable multistage interconnection network with backward links for deflecting routing. Proceedings of the IEEE International Conference on Communication Technology Proceedings, 2003. ICCT 2003, Beijing, China."},{"key":"ref_39","doi-asserted-by":"crossref","first-page":"59","DOI":"10.20943\/01201703.5964","article-title":"Reliability Analysis of Modified Irregular Augmented Shuffle Exchange Network (MIASEN)","volume":"14","author":"Arya","year":"2017","journal-title":"Int. J. Comput. Sci. Issues (IJCSI)"},{"key":"ref_40","doi-asserted-by":"crossref","unstructured":"Ferreira, R., Vendramini, J., and Nacif, M. (2011, January 26\u201329). Dynamic reconfigurable multicast interconnections by using radix-4 multistage networks in fpga. Proceedings of the 2011 9th IEEE International Conference on Industrial Informatics, Lisbon, Portugal.","DOI":"10.1109\/INDIN.2011.6034997"},{"key":"ref_41","doi-asserted-by":"crossref","unstructured":"Mashhadi, F., Asaduzzaman, A., and Mridha, M.F. (2017, January 13\u201314). A novel resource scheduling approach to improve the reliability of Shuffle-exchange networks. Proceedings of the 2017 IEEE International Conference on Imaging, Vision & Pattern Recognition (icIVPR), Dhaka, Bangladesh.","DOI":"10.1109\/ICIVPR.2017.7890856"},{"key":"ref_42","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1016\/j.compeleceng.2014.10.019","article-title":"A new approach to improve reliability of the multistage interconnection networks","volume":"40","author":"Jahanshahi","year":"2014","journal-title":"Comput. Electr. Eng."},{"key":"ref_43","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1007\/s11235-015-0093-7","article-title":"Reliability analysis of multilayer multistage interconnection networks","volume":"62","author":"Bistouni","year":"2016","journal-title":"Telecommun. Syst."},{"key":"ref_44","doi-asserted-by":"crossref","unstructured":"Cam, H. (2001). Analysis of shuffle-exchange networks under permutation trafic. Switching Networks: Recent Advances, Springer.","DOI":"10.1007\/978-1-4613-0281-0_10"},{"key":"ref_45","doi-asserted-by":"crossref","first-page":"651","DOI":"10.1109\/12.506422","article-title":"Distributed, deadlock-free routing in faulty, pipelined, direct interconnection networks","volume":"45","author":"Gaughan","year":"1996","journal-title":"IEEE Trans. Comput."},{"key":"ref_46","unstructured":"Edirisooriya, S., and Edirisooriya, G. (1992, January 9\u201312). Distributing load in the presence of failures in extra-stage shuffle-exchange networks. Proceedings of the IEEE 35th Midwest Symposium on Circuits and Systems, Washington, DC, USA."},{"key":"ref_47","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1080\/17445760.2018.1496434","article-title":"Determining the reliability importance of switching elements in the shuffle-exchange networks","volume":"34","author":"Bistouni","year":"2019","journal-title":"Int. J. Parallel Emergent Distrib. Syst."},{"key":"ref_48","unstructured":"Chau, S.C., Zhang, W., and Liestman, A.L. (1992, January 28\u201330). Fault Tolerance for Multistage Interconnection Networks. Proceedings of the Fourth International Conference on Computing and Information: Computing and Information, Toronto, On, Canada."},{"key":"ref_49","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1016\/j.ress.2015.07.023","article-title":"Evaluating failure rate of fault-tolerant multistage interconnection networks using Weibull life distribution","volume":"144","author":"Bistouni","year":"2015","journal-title":"Reliab. Eng. Syst. Saf."},{"key":"ref_50","doi-asserted-by":"crossref","unstructured":"Yunus, N.A.M., and Othman, M. (2012, January 26\u201328). Reliability performance of shuffle exchange omega network. Proceedings of the 2012 International Symposium on Telecommunication Technologies, Kuala Lumpur, Malaysia.","DOI":"10.1109\/ISTT.2012.6481558"},{"key":"ref_51","unstructured":"Ishii, M., and Hamilton, P. (1998). Multistage Interconnection Network and Parallel Computer Using the Same. (5,852,407), U.S. Patent."},{"key":"ref_52","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1016\/j.jnca.2016.11.008","article-title":"Reliability modeling and analysis of communication networks","volume":"78","author":"Ahmad","year":"2017","journal-title":"J. Netw. Comput. Appl."},{"key":"ref_53","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1145\/356810.356813","article-title":"Experience using multiprocessor systems\u2014A status report","volume":"12","author":"Jones","year":"1980","journal-title":"ACM Comput. Surv. CSUR"},{"key":"ref_54","unstructured":"Jereb, L. (1998, January 20\u201322). Network reliability: Models, measures and analysis. Proceedings of the 6th IFIP Workshop on Performance Modeling and Evaluation of ATM Networks, Ilkley, UK."},{"key":"ref_55","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/MC.1983.1654324","article-title":"Multiple microprocessor systems: What, why, and when","volume":"3","author":"Fathi","year":"1983","journal-title":"Computer"},{"key":"ref_56","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1016\/j.jpdc.2016.08.002","article-title":"4DGIN-3: A new design layout of 4-disjoint gamma interconnection network","volume":"98","author":"Khanna","year":"2016","journal-title":"J. Parallel Distrib. Comput."},{"key":"ref_57","doi-asserted-by":"crossref","first-page":"468","DOI":"10.1007\/s11227-014-1175-0","article-title":"Design of 4-disjoint gamma interconnection network layouts and reliability analysis of gamma interconnection networks","volume":"69","author":"Rajkumar","year":"2014","journal-title":"J. Supercomput."},{"key":"ref_58","doi-asserted-by":"crossref","first-page":"93","DOI":"10.33969\/JIEC.2020.21007","article-title":"Impact of Raising Switching Stages on the Reliability of Interconnection Networks","volume":"2","author":"Bistouni","year":"2020","journal-title":"J. Inst. Electron. Comput."},{"key":"ref_59","unstructured":"Goldberg, B.E., Everhart, K., Stevens, R., Babbitt III, N., Clemens, P., and Stout, L. (1994). System Engineering Toolbox for Design-Oriented Engineers, Marshall Space Flight Center. NASA Reference Publication 1358."},{"key":"ref_60","first-page":"13","article-title":"Models for dependability analysis of cloud computing architectures for eucalyptus platform","volume":"8","author":"Dantas","year":"2012","journal-title":"Int. Trans. Syst. Sci. Appl."},{"key":"ref_61","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1007\/s10836-016-5601-5","article-title":"Reliability analysis of fault-tolerant bus-based interconnection networks","volume":"32","author":"Bistouni","year":"2016","journal-title":"J. Electron. Test."},{"key":"ref_62","doi-asserted-by":"crossref","first-page":"979","DOI":"10.1007\/s12083-015-0368-5","article-title":"Reliable multistage interconnection network design","volume":"9","author":"Rajkumar","year":"2016","journal-title":"Peer-to-Peer Netw. Appl."},{"key":"ref_63","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1016\/j.ress.2006.10.027","article-title":"Reliability analysis of shuffle-exchange network systems","volume":"93","author":"Gunawan","year":"2008","journal-title":"Reliab. Eng. Syst. Saf."},{"key":"ref_64","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1016\/j.future.2012.05.014","article-title":"An analytical model for the performance evaluation of multistage interconnection networks with two class priorities","volume":"29","author":"Garofalakis","year":"2013","journal-title":"Future Gener. Comput. Syst."},{"key":"ref_65","unstructured":"Chiang, C.M., Bhattacharya, S., and Ni, L.M. (1994, January 26\u201329). Multicast in extra-stage multistage interconnection networks. Proceedings of the IEEE 1994 6th IEEE Symposium on Parallel and Distributed Processing, Dallas, TX, USA."},{"key":"ref_66","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2006.88","article-title":"Efficient, scalable congestion management for interconnection networks","volume":"26","author":"Quiles","year":"2006","journal-title":"IEEE Micro"},{"key":"ref_67","doi-asserted-by":"crossref","unstructured":"Tutsch, D., and Malek, M. (2009, January 2\u20136). Comparison of network-on-chip topologies for multicore systems considering multicast and local traffic. Proceedings of the 2nd International Conference on Simulation Tools and Techniques, Rome, Italy.","DOI":"10.4108\/ICST.SIMUTOOLS2009.5590"},{"key":"ref_68","doi-asserted-by":"crossref","first-page":"3807","DOI":"10.1016\/j.cor.2007.02.004","article-title":"MLMIN: A multicore processor and parallel computer network topology for multicast","volume":"35","author":"Tutsch","year":"2008","journal-title":"Comput. Oper. Res."},{"key":"ref_69","first-page":"189434","article-title":"Topological properties of hierarchical interconnection networks: A review and comparison","volume":"2011","year":"2011","journal-title":"J. Electr. Comput. Eng."},{"key":"ref_70","unstructured":"Chalasani, S., and Varma, A.M. (1993). Method and Apparatus for Dynamic Detection and Routing of Non-Uniform Traffic in Parallel Buffered Multistage Interconnection Networks. (5,274,782), U.S. Patent."},{"key":"ref_71","unstructured":"Du, W., Lin, Y., and Jiang, L. (2012). Method, System and Node for Backpressure in Multistage Switching Network. (8,102,763), U.S. Patent."},{"key":"ref_72","doi-asserted-by":"crossref","unstructured":"Brenner, M., and Zimmermann, A. (2008, January 10\u201312). Analysis of Delay Time Distributions in Multistage Interconnection Networks Considering Multicast Traffic. Proceedings of the 2008 Seventh IEEE International Symposium on Network Computing and Applications, Cambridge, MA, USA.","DOI":"10.1109\/NCA.2008.35"},{"key":"ref_73","unstructured":"Dongarra, J. (2020). Report on the Fujitsu Fugaku system. University of Tennessee-Knoxville Innovative Computing Laboratory, University of Tennessee. Tech Report No. ICL-UT-20-06."},{"key":"ref_74","unstructured":"Aljundi, A.C., Dekeyser, J.L., and Kechadi, M.T. (2004, January 23). On the scalability of multistage interconnection networks. Proceedings of the IEEE 2004 International Conference on Information and Communication Technologies: From Theory to Applications, Damascus, Syria."},{"key":"ref_75","doi-asserted-by":"crossref","first-page":"1703","DOI":"10.1109\/12.40848","article-title":"Failure dependent performance analysis of a fault-tolerant multistage interconnection network","volume":"38","author":"Kumar","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"ref_76","doi-asserted-by":"crossref","unstructured":"Mnejja, S., Aydi, Y., Abid, M., Monteleone, S., Catania, V., Palesi, M., and Patti, D. (2020). Delta Multi-Stage Interconnection Networks for Scalable Wireless On-Chip Communication. Electronics, 9.","DOI":"10.3390\/electronics9060913"},{"key":"ref_77","doi-asserted-by":"crossref","first-page":"934","DOI":"10.1016\/j.peva.2013.06.002","article-title":"Analytical performance modeling of shuffle\u2013exchange inspired mesh-based Network-on-Chips","volume":"70","year":"2013","journal-title":"Perform. Eval."},{"key":"ref_78","doi-asserted-by":"crossref","unstructured":"Aydi, Y., Tligue, R., Abid, M., and Dekeyser, J.L. (2009, January 15\u201317). Exploring multistage interconnection network implementations for FPGA-based MPSOCs. Proceedings of the 2009 4th International Design and Test Workshop (IDT), Riyadh, Saudi Arabia.","DOI":"10.1109\/IDT.2009.5404107"},{"key":"ref_79","doi-asserted-by":"crossref","unstructured":"Mazaheri, A., and Sabbaghi-Nadooshan, R. (2013, January 14\u201316). Fault-tolerant MIN Shuffle-Exchange NoC. Proceedings of the IEEE 2013 21st Iranian Conference on Electrical Engineering (ICEE), Mashhad, Iran.","DOI":"10.1109\/IranianCEE.2013.6599785"}],"container-title":["Symmetry"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2073-8994\/13\/3\/378\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T05:29:07Z","timestamp":1760160547000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2073-8994\/13\/3\/378"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,26]]},"references-count":79,"journal-issue":{"issue":"3","published-online":{"date-parts":[[2021,3]]}},"alternative-id":["sym13030378"],"URL":"https:\/\/doi.org\/10.3390\/sym13030378","relation":{},"ISSN":["2073-8994"],"issn-type":[{"value":"2073-8994","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2,26]]}}}