{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,10]],"date-time":"2026-10-10T20:28:54Z","timestamp":1791664134359,"version":"4.3.4"},"reference-count":34,"publisher":"MDPI AG","issue":"22","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education","doi-asserted-by":"publisher","award":["2019R1A6A1A03033215"],"award-info":[{"award-number":["2019R1A6A1A03033215"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education","doi-asserted-by":"publisher","award":["RS-2023-00247545"],"award-info":[{"award-number":["RS-2023-00247545"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education","doi-asserted-by":"publisher","award":["RS-2024-00433633"],"award-info":[{"award-number":["RS-2024-00433633"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT)","doi-asserted-by":"publisher","award":["2019R1A6A1A03033215"],"award-info":[{"award-number":["2019R1A6A1A03033215"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT)","doi-asserted-by":"publisher","award":["RS-2023-00247545"],"award-info":[{"award-number":["RS-2023-00247545"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT)","doi-asserted-by":"publisher","award":["RS-2024-00433633"],"award-info":[{"award-number":["RS-2024-00433633"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Korean government (MSIT)","doi-asserted-by":"publisher","award":["2019R1A6A1A03033215"],"award-info":[{"award-number":["2019R1A6A1A03033215"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Korean government (MSIT)","doi-asserted-by":"publisher","award":["RS-2023-00247545"],"award-info":[{"award-number":["RS-2023-00247545"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Korean government (MSIT)","doi-asserted-by":"publisher","award":["RS-2024-00433633"],"award-info":[{"award-number":["RS-2024-00433633"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Materials"],"abstract":"<jats:p>As stacking technologies, such as 2.5D and 3D packages, continue to accelerate in advanced semiconductor components, the singulation and thinning of Si wafers are becoming increasingly critical. Despite their importance in producing thinner and more reliable Si chips, achieving high reliability remains a challenge, and comprehensive research on the effects of these processing techniques on Si chip integrity is lacking. In this study, the impacts of wafer thinning and singulation on the fracture strength of Si wafers were systematically compared. Three different grinding processes, namely fine grinding, poly-grinding, and polishing, were used for thinning, and the resulting surface morphology and roughness were analyzed using scanning electron microscopy and an interferometer. In addition, the residual mechanical stress on the wafer surface was measured using Raman spectroscopy. The fracture strength of Si wafers and chips was assessed through three-point bending tests. Singulation, including blade dicing, laser dicing, and stealth dicing, was evaluated for its impact on fracture strength. Among these processes, polishing for wafer thinning exhibited the lowest full-width half maximum and intensity ratio of Raman shifts (I480\/I520), indicating minimal residual stress and surface defects. Consequently, Si wafers and chips processed through polishing demonstrated the highest fracture strength. Moreover, the 60 \u00b5m thick Si wafers and chips showed the highest fracture strength compared with those with thicknesses of 90 and 120 \u00b5m, possibly because of the increased flexibility, which mitigates stress. Among the singulation methods, stealth dicing yielded the highest fracture strength, outperforming blade and laser dicing. The combination of wafer thinning via polishing and singulation via stealth dicing presents an optimal solution for producing highly reliable Si chips for 2.5D and 3D packaging. These findings may be valuable in selecting optimal processing technologies for high-reliability Si chip production in industrial settings.<\/jats:p>","DOI":"10.3390\/ma17225529","type":"journal-article","created":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T06:23:16Z","timestamp":1731478996000},"page":"5529","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Si Characterization on Thinning and Singulation Processes for 2.5\/3D HBM Package Integration"],"prefix":"10.3390","volume":"17","author":[{"given":"MiKyeong","family":"Choi","sequence":"first","affiliation":[{"name":"School of Advanced Materials Science & Engineering, Sungkyunkwan University, 2066 Seobu-ro, Jangan-gu, Suwon 16419, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7852-6202","authenticated-orcid":false,"given":"SeaHwan","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Advanced Materials Science & Engineering, Sungkyunkwan University, 2066 Seobu-ro, Jangan-gu, Suwon 16419, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"TaeJoon","family":"Noh","sequence":"additional","affiliation":[{"name":"School of Advanced Materials Science & Engineering, Sungkyunkwan University, 2066 Seobu-ro, Jangan-gu, Suwon 16419, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"DongGil","family":"Kang","sequence":"additional","affiliation":[{"name":"School of Advanced Materials Science & Engineering, Sungkyunkwan University, 2066 Seobu-ro, Jangan-gu, Suwon 16419, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"SeungBoo","family":"Jung","sequence":"additional","affiliation":[{"name":"School of Advanced Materials Science & Engineering, Sungkyunkwan University, 2066 Seobu-ro, Jangan-gu, Suwon 16419, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2024,11,13]]},"reference":[{"key":"ref_1","unstructured":"Piscataway, N.J. (2019). Chapter 20. Thermal. Heterogeneous Integration Roadmap 2019 Edition, IEEE Electronics Packaging Society."},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"5S2","DOI":"10.1143\/JJAP.48.05EA01","article-title":"Thermal and Power Challenges in High Performance Computing Systems","volume":"48","author":"Natarajan","year":"2009","journal-title":"Jpn. J. Appl. Phys."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1016\/j.microrel.2010.09.031","article-title":"Reliability challenges in 3D IC packaging technology","volume":"51","author":"Tu","year":"2011","journal-title":"Microelectron. Reliab."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"100","DOI":"10.11648\/j.am.20190803.11","article-title":"Low melting point solders based on Sn, Bi, and in elements","volume":"8","author":"Liu","year":"2020","journal-title":"Mater. Today Adv."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1016\/j.microrel.2015.12.028","article-title":"Heat dissipation assessment of through silicon via (TSV)-based 3D IC packaging for CMOS image sensing","volume":"59","author":"Cheng","year":"2016","journal-title":"Microelectron. Reliab."},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1016\/j.mee.2012.10.025","article-title":"Advanced wafer thinning technology and feasibility test for 3D integration","volume":"107","author":"Kim","year":"2013","journal-title":"Microelectron. Eng."},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/EDL.1980.25252","article-title":"One-gate-wide CMOS Inverter on laser-recrystallized polysilicon","volume":"1","author":"Gibbons","year":"1980","journal-title":"IEEE Trans. Electron Devices Lett."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/EDL.1983.25766","article-title":"Electrical characteristics of three-dimensional SOI\/CMOS IC\u2019s","volume":"4","author":"Kawamura","year":"1984","journal-title":"IEEE Trans. Electron Devices Lett."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/40.710867","article-title":"Future system-on-silicon LSI chips","volume":"18","author":"Koyanagi","year":"1998","journal-title":"IEEE Micro"},{"key":"ref_10","unstructured":"Lee, K.W., Nakamura, T., Ono, T., Yamada, Y., Mizukusa, T., Hashimoto, H., Park, K.T., Kurino, H., and Koyanagi, M. (2000, January 10\u201313). Three-dimensional shared memory fabricated using wafer stacking technology. Proceedings of the International Electron Devices Meeting 2000, Technical Digest, IEDM, San Francisco, CA, USA."},{"key":"ref_11","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1108\/09540910110407388","article-title":"Lead-free reflow soldering for electronics assembly","volume":"13","author":"Harrison","year":"2001","journal-title":"Solder. Surf. Mount Technol."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1007\/s11664-008-0574-5","article-title":"Electromigration Behavior in Sn-37Pb and Sn-3.0Ag-0.5Cu Flip-Chip Solder Joints under High Current Density","volume":"38","author":"Ha","year":"2009","journal-title":"J. Electron. Mater."},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Frear, D.R., Ramanathan, L.N., Jang, J.W., and Owens, N.L. (May, January 27). Emerging reliability challenges in electronic packaging. Proceedings of the 2008 IEEE International Reliability Physics Symposium, Phoenix, AZ, USA.","DOI":"10.1109\/RELPHY.2008.4558927"},{"key":"ref_14","unstructured":"Savastiouk, S., Siniaguine, O., Reche, J., and Korczynski, E. (2000, January 3). Thru-silicon interconnect technology. Proceedings of the Twenty Sixth IEEE\/CPMT International Electronics Manufacturing Technology Symposium, Santa Clara, CA, USA."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Landesberger, C., Klink, G., Schwinn, G., and Aschenbrenner, R. (2001, January 11\u201314). New dicing and thinning concept improves mechanical reliability of ultra-thin silicon. Proceedings of the International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces, Braselton, GA, USA.","DOI":"10.1109\/ISAOM.2001.916555"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1080\/14686996.2017.1413918","article-title":"Nanostructure design for drastic reduction of thermal conductivity while preserving high electrical conductivity","volume":"19","author":"Nakamura","year":"2018","journal-title":"Sci. Technol. Adv. Mater."},{"key":"ref_17","doi-asserted-by":"crossref","first-page":"33244","DOI":"10.1021\/acsami.1c06618","article-title":"Tunable synaptic characteristics of a Ti\/TiO2\/Si Memory Device for reservoir computing","volume":"13","author":"Yang","year":"2021","journal-title":"ACS Appl. Mater. Interfaces"},{"key":"ref_18","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1088\/0268-1242\/18\/4\/311","article-title":"Study of damage and stress induced by backgrinding in Si wafers","volume":"18","author":"Chen","year":"2003","journal-title":"Semicond. Sci. Technol."},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1115\/1.1647123","article-title":"Effects of Wafer Thinning Condition on the Roughness, Morphology and Fracture Strength of Silicon Die","volume":"126","author":"McLellan","year":"2004","journal-title":"J. Electron. Packag."},{"key":"ref_20","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1186\/s40486-023-00183-w","article-title":"Plasma dicing before grinding process for highly reliable singulation of low-profile and large die sizes in advanced packages","volume":"11","author":"Kim","year":"2023","journal-title":"Micro Nano Syst. Lett."},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"811","DOI":"10.1016\/j.jmapro.2020.08.050","article-title":"Morphological characterization and mechanical behavior by dicing and thinning on direct bonded Si wafer","volume":"58","author":"Fumihiro","year":"2020","journal-title":"J. Manuf. Process."},{"key":"ref_22","unstructured":"Renan, B., Jeremy, M., Agathe, A., Stephan, B., Jerome, D., and Lionel, V. (2024, January 28\u201331). Backside Thinning Process Development for High-Density TSV in a 3-layer Integration. Proceedings of the 2024 IEEE 74th Electronic Components and Technology Conference, Denver, CO, USA."},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"020801","DOI":"10.1115\/1.4052069","article-title":"Advanced of Chip Stacking Architectures and Interconnect Technologies for Image Sensor","volume":"144","author":"Lu","year":"2021","journal-title":"ASME J. Electron. Packag."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Suarez-Berru, J.J., Nicolas, S., Bresson, N., Assous, M., and Borel, S. (June, January 30). Demonstration of a Wafer Level Face-To-Back (F2B) Fine Pitch Cu-Cu Hybrid Bonding with High Density TSV for 3D Integration Applications. Proceedings of the 2023 IEEE 73rd Electronic Components and Technology Conference, Orlando, FL, USA.","DOI":"10.1109\/ECTC51909.2023.00025"},{"key":"ref_25","unstructured":"Son, Y., and Shin, J. (2024, January 4\u20138). The Study on Nanosecond Pulsed Laser Dicing Process of Full-Thickness Silicon Wafer. Proceedings of the Conference on Lasers and Elctro-Optics Pacific Rim (CLEO-PR), Incheon, Republic of Korea."},{"key":"ref_26","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1103\/PhysRev.155.712","article-title":"Raman Scattering by Optical Modes of Metals","volume":"21","author":"Parker","year":"1967","journal-title":"Phys. Rev."},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"1528","DOI":"10.1134\/1.1788789","article-title":"Analysis of Raman spectra of amorphous-nanocrystalline silicon films","volume":"46","author":"Gaisler","year":"2004","journal-title":"Phys. Solid State"},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"1921","DOI":"10.1063\/1.370988","article-title":"Improved one-phonon confinement model for an accurate size determination of silicon nanocrystals","volume":"86","author":"Paillard","year":"1999","journal-title":"J. Appl. Phys."},{"key":"ref_29","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1016\/S0254-0584(01)00529-6","article-title":"Silver diffusion and defect formation in Si (1 1 1) substrate at elevated temperatures","volume":"76","author":"Chen","year":"2002","journal-title":"Mater. Chem. Phys."},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1016\/S0924-0136(98)00090-9","article-title":"Effect of ultraprecision grinding on the microstructural change in silicon monocrystals","volume":"84","author":"Zarudi","year":"1998","journal-title":"J. Mater. Process. Technol."},{"key":"ref_31","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1149\/1.1433473","article-title":"A Theoretical and Experimental Analysis of Macrodecoration of Defects in Monocrystalline Silicon","volume":"149","author":"Kulkarni","year":"2002","journal-title":"J. Electrochem. Soc."},{"key":"ref_32","doi-asserted-by":"crossref","first-page":"836","DOI":"10.1016\/j.microrel.2005.07.110","article-title":"Effect of wafer thinning methods towards fracture strength and topography of silicon die","volume":"46","author":"Jiun","year":"2006","journal-title":"Microelectron. Reliab."},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1063\/1.340467","article-title":"Raman scattering measurement of silicon-on-insulator substrates formed by high-dose oxygen-ion implantation","volume":"63","author":"Takahashi","year":"1998","journal-title":"J. Appl. Phys."},{"key":"ref_34","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1088\/0268-1242\/11\/2\/001","article-title":"Micro-Raman spectroscopy to study local mechanical stress in silicon integrated circuits","volume":"11","author":"Wolf","year":"1996","journal-title":"Semicond. Sci. Technol."}],"container-title":["Materials"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/1996-1944\/17\/22\/5529\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T16:31:21Z","timestamp":1760113881000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/1996-1944\/17\/22\/5529"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":34,"journal-issue":{"issue":"22","published-online":{"date-parts":[[2024,11]]}},"alternative-id":["ma17225529"],"URL":"https:\/\/doi.org\/10.3390\/ma17225529","relation":{},"ISSN":["1996-1944"],"issn-type":[{"value":"1996-1944","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,13]]}}}