{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T15:37:10Z","timestamp":1783611430669,"version":"3.55.0"},"reference-count":37,"publisher":"MDPI AG","issue":"5","license":[{"start":{"date-parts":[[2021,5,15]],"date-time":"2021-05-15T00:00:00Z","timestamp":1621036800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60973106 81571142"],"award-info":[{"award-number":["60973106 81571142"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Project of National Natural Science Foundation of China","award":["61232009"],"award-info":[{"award-number":["61232009"]}]},{"name":"National 863 Project of China","award":["2011AA010404"],"award-info":[{"award-number":["2011AA010404"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Micromachines"],"abstract":"<jats:p>Dynamic data security in embedded systems is raising more and more concerns in numerous safety-critical applications. In particular, the data exchanges in embedded Systems-on-Chip (SoCs) using main memory are exposing many security vulnerabilities to external attacks, which will cause confidential information leakages and program execution failures for SoCs at key points. Therefore, this paper presents a security SoC architecture with integrating a four-parallel Advanced Encryption Standard-Galois\/Counter Mode (AES-GCM) cryptographic accelerator for achieving high-efficiency data processing to guarantee data exchange security between the SoC and main memory against bus monitoring, off-line analysis, and data tampering attacks. The architecture design has been implemented and verified on a Xilinx Virtex-5 Field Programmable Gate Array (FPGA) platform. Based on evaluation of the cryptographic accelerator in terms of performance overhead, security capability, processing efficiency, and resource consumption, experimental results show that the parallel cryptographic accelerator does not incur significant performance overhead on providing confidentiality and integrity protections for exchanged data; its average performance overhead reduces to as low as 2.65% on typical 8-KB I\/D-Caches, and its data processing efficiency is around 3 times that of the pipelined AES-GCM construction. The reinforced SoC under the data tampering attacks and benchmark tests confirms the effectiveness against external physical attacks and satisfies a good trade-off between high-efficiency and hardware overhead.<\/jats:p>","DOI":"10.3390\/mi12050560","type":"journal-article","created":{"date-parts":[[2021,5,16]],"date-time":"2021-05-16T23:17:16Z","timestamp":1621207036000},"page":"560","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["High-Efficiency Parallel Cryptographic Accelerator for Real-Time Guaranteeing Dynamic Data Security in Embedded Systems"],"prefix":"10.3390","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7726-4547","authenticated-orcid":false,"given":"Zhun","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiang","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiang","family":"Hao","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongdong","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinlei","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiakang","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinhui","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Electronic and Information Engineering, Beihang University, Beijing 100191, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2021,5,15]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/JPROC.2017.2714641","article-title":"System-on-chip platform security assurance: Architecture and validation","volume":"106","author":"Ray","year":"2018","journal-title":"Proc. IEEE"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"1515","DOI":"10.1109\/TIFS.2017.2658544","article-title":"Security assurance for system-on-chip designs with untrusted IPs","volume":"12","author":"Basak","year":"2017","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1109\/TIFS.2015.2491300","article-title":"Semantics-based online malware detection: Towards efficient real\u2013time protection against malware","volume":"11","author":"Das","year":"2016","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"1830","DOI":"10.1109\/TIFS.2018.2885287","article-title":"Towards efficient fine-grained access control and trustworthy data processing for remote monitoring services in IoT","volume":"14","author":"Chen","year":"2019","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"968","DOI":"10.1109\/TVLSI.2019.2961358","article-title":"HarTBleed: Using hardware Trojans for data leakage exploits","volume":"28","author":"De","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Wang, W., Zhang, X., Hao, Q., Zhang, Z., Xu, B., Dong, H., Xia, T., and Wang, X. (2019). Hardware-enhanced protection for the runtime data security in embedded systems. Electronics, 8.","DOI":"10.3390\/electronics8010052"},{"key":"ref_7","doi-asserted-by":"crossref","first-page":"1115","DOI":"10.1109\/TEMC.2018.2849105","article-title":"Data injection attack against electronic devices with locally weakened immunity using a hardware Trojan","volume":"61","author":"Kaji","year":"2019","journal-title":"IEEE Trans. Electromagn. Compat."},{"key":"ref_8","unstructured":"Fiskiran, A.M., and Lee, R.B. (2004, January 11\u201313). Runtime execution monitoring (REM) to detect and prevent malicious code execution. Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, San Jose, CA, USA."},{"key":"ref_9","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MC.2013.228","article-title":"Monitoring translation lookahead buffers to detect code injection attacks","volume":"47","author":"Ahn","year":"2013","journal-title":"Computer"},{"key":"ref_10","unstructured":"Kanuparthi, A.K., Karri, R., Ormazabal, G., and Addepalli, S.K. (October, January 30). A high-performance, low-overhead microarchitecture for secure program execution. Proceedings of the IEEE 30th International Conference on Computer Design (ICCD), Montreal, QC, Canada."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Shehab, D.A., and Batarfi, O.A. (2017, January 18\u201320). RCR for preventing stack smashing attacks bypass stack canaries. Proceedings of the Computing Conference, London, UK.","DOI":"10.1109\/SAI.2017.8252186"},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"1519","DOI":"10.1109\/TVLSI.2009.2025765","article-title":"Architectural enhancement and system software support for program code integrity monitoring in application-specific instruction-set processors","volume":"18","author":"Lin","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"2314","DOI":"10.1109\/TVLSI.2020.3021533","article-title":"An M-Cachebased security monitoring and fault recovery architecture for embedded processor","volume":"28","author":"Wang","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"1295","DOI":"10.1109\/TVLSI.2006.887799","article-title":"Hardware-assisted run-time monitoring for secure program execution on embedded processors","volume":"14","author":"Arora","year":"2006","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Wang, X., Zhao, Z., Xu, D., Zhang, Z., Hao, Q., Liu, M., and Si, Y. (2020). Two-Stage Checkpoint Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. Electronics, 9.","DOI":"10.3390\/electronics9071165"},{"key":"ref_16","doi-asserted-by":"crossref","first-page":"730","DOI":"10.1109\/TC.2012.19","article-title":"High-performance hardware implementation for RC4 stream cipher","volume":"62","author":"Chattopadhyay","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Nagar, S.A., and Alshamma, S. (2012, January 21\u201324). High speed implementation of RSA algorithm with modified keys exchange. Proceedings of the 6th International Conference on Sciences of Electronics, Technologies of Information and Telecommunications (SETIT), Sousse, Tunisia.","DOI":"10.1109\/SETIT.2012.6481987"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Wu, W., Wu, S., Zhang, L., Zou, J., and Dong, L. (2013). Lhash: A lightweight hash function. International Conference on Information Security and Cryptology, Springer.","DOI":"10.1007\/978-3-319-12087-4_19"},{"key":"ref_19","doi-asserted-by":"crossref","first-page":"1165","DOI":"10.1109\/TC.2011.125","article-title":"Efficient and high-performance parallel hardware architectures for the AES-GCM","volume":"61","year":"2012","journal-title":"IEEE Trans. Comput."},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"Gupta, H., Mondal, S., Majumdar, R., Ghosh, N.S., Suvra, K.S., Kwanyu, N.E., and Mishra, V.P. (2019, January 11\u201312). Impact of side channel attack in information security. Proceedings of the International Conference on Computational Intelligence and Knowledge Economy (ICCIKE), Dubai, United Arab Emirates.","DOI":"10.1109\/ICCIKE47802.2019.9004435"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"1201","DOI":"10.1109\/TCAD.2015.2419621","article-title":"A secure reconfigurable crypto IC with countermeasures against SPA, DPA, and EMA","volume":"34","author":"Shan","year":"2015","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Singh, A., Kar, M., Mathew, S., Rajan, A., De, V., and Mukhopadhyay, S. (2019, January 17\u201321). 25.3 A 128b AES engine with higher resistance to power and electromagnetic side-channel attacks enabled by a security-aware integrated all-digital low-dropout regulator. Proceedings of the IEEE International Solid- State Circuits Conference\u2014(ISSCC), San Francisco, CA, USA.","DOI":"10.1109\/ISSCC.2019.8662344"},{"key":"ref_23","doi-asserted-by":"crossref","first-page":"1151","DOI":"10.1109\/TVLSI.2011.2141693","article-title":"Construction of optimum composite field architecture for compact high-throughput AES S-Boxes","volume":"20","author":"Wong","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/TCSI.2005.859052","article-title":"Memory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations","volume":"53","author":"Hsiao","year":"2006","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1142\/S0218126616500377","article-title":"Optimization of area and delay for implementation of the composite field advanced encryption standard S-Box","volume":"25","author":"Zhang","year":"2016","journal-title":"J. Circuits Syst. Comput."},{"key":"ref_26","unstructured":"Canright, D. (September, January 29). A very compact S-Box for AES. Proceedings of the Int\u2019l Workshop Cryptographic Hardware and Embedded Systems (CHES\u201905), Edinburgh, UK."},{"key":"ref_27","doi-asserted-by":"crossref","first-page":"1734","DOI":"10.1109\/TC.2015.2456023","article-title":"High-speed hybrid-double multiplication architectures using new serial-out bit-level Mastrovito multipliers","volume":"65","author":"Abdulrahman","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"ref_28","doi-asserted-by":"crossref","first-page":"1057","DOI":"10.1109\/TVLSI.2009.2020088","article-title":"Complexity analysis and efficient implementations of bit parallel finite field multipliers based on Karatsuba-Ofman algorithm on FPGAs","volume":"18","author":"Zhou","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"ref_29","unstructured":"Machhout, M., Zeghid, M., Bouallegue, B., and Tourki, R. (2008, January 25\u201327). Efficient hardware architecture of recursive Karatsuba-Ofman multiplier. Proceedings of the 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era, Tozeur, Tunisia."},{"key":"ref_30","doi-asserted-by":"crossref","first-page":"917","DOI":"10.1109\/TC.2008.217","article-title":"High-performance hardware architectures for Galois Counter Mode","volume":"58","author":"Satoh","year":"2009","journal-title":"IEEE Trans. Comput."},{"key":"ref_31","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., and Brown, R.B. (2001, January 2). MiBench: A free, commercially representative embedded benchmark suite. Proceedings of the 4th Annual IEEE International Workshop Workload Characterization, WWC-4, Austin, TX, USA."},{"key":"ref_32","doi-asserted-by":"crossref","unstructured":"Bakiri, M., Titri, S., Izeboudjen, N., Abid, F., Louiz, F., and Lazib, D. (2012, January 21\u201324). Embedded system with Linux Kernel based on OpenRISC 1200-V3. Proceedings of the International Conference on Sciences of Electronics, Sousse, Tunisia.","DOI":"10.1109\/SETIT.2012.6481909"},{"key":"ref_33","doi-asserted-by":"crossref","first-page":"1347","DOI":"10.1109\/TR.2018.2882484","article-title":"Reliable architecture-oblivious error detection schemes for secure cryptographic GCM structures","volume":"68","author":"Kermani","year":"2019","journal-title":"IEEE Trans. Reliab."},{"key":"ref_34","doi-asserted-by":"crossref","unstructured":"Sung, B., Kim, K., and Shin, K. (2018, January 24\u201327). An AES-GCM authenticated encryption crypto-core for IoT security. Proceedings of the 2018 International Conference on Electronics, Information, and Communication (ICEIC), Honolulu, HI, USA.","DOI":"10.23919\/ELINFOCOM.2018.8330586"},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Wang, X., Zhou, C., Pang, S., and Li, M. (2016). Hardware assisted protection for data validation at run-time on embedded processors. DEStech Trans. Eng. Technol. Res., 680\u2013685.","DOI":"10.12783\/dtetr\/ssme-ist2016\/4026"},{"key":"ref_36","doi-asserted-by":"crossref","unstructured":"Ueno, R., Homma, N., Iida, T., and Minematsu, K. (2019, January 26\u201329). High throughput\/gate FN-based hardware architectures for AES-OTR. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Sapporo, Japan.","DOI":"10.1109\/ISCAS.2019.8702231"},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Abdellatif, K.M., Chotin-Avot, R., and Mehrez, H. (2013, January 9\u201311). Improved method for parallel AES-GCM cores using FPGAs. Proceedings of the 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, Mexico.","DOI":"10.1109\/ReConFig.2013.6732299"}],"container-title":["Micromachines"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2072-666X\/12\/5\/560\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T06:01:56Z","timestamp":1760162516000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2072-666X\/12\/5\/560"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,15]]},"references-count":37,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2021,5]]}},"alternative-id":["mi12050560"],"URL":"https:\/\/doi.org\/10.3390\/mi12050560","relation":{},"ISSN":["2072-666X"],"issn-type":[{"value":"2072-666X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5,15]]}}}