{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T17:24:27Z","timestamp":1790875467573,"version":"4.1.0"},"reference-count":37,"publisher":"MDPI AG","issue":"1","license":[{"start":{"date-parts":[[2023,1,12]],"date-time":"2023-01-12T00:00:00Z","timestamp":1673481600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Micromachines"],"abstract":"<jats:p>Network Diagnosis Tools with industrial-grade quality are not widely available for common users such as researchers and students. This kind of tool enables users to develop Distributed Embedded Systems using low-cost and reliable setups. In the context of RISC-V Extensions and Domain-Specific Architecture, this paper proposes a Real-Time RISC-V-based CAN-FD Bus Diagnosis Tool, named RiscDiag CanFd, as an open-source alternative. The RISC-V Core extension is a CAN-FD Communication Unit controlled by a dedicated ISA Extension. Besides the extended RISC-V core, the proposed SoC provides UDP Communication via Ethernet for connecting the proposed solution to a PC. Additionally, a GUI application was developed for accessing and using the hardware solution deployed in an FPGA. The proposed solution is evaluated by measuring the lost frame rate, the precision of captured frames timestamps and the latency of preparing data for Ethernet communication. Measurements revealed a 0% frame loss rate, a timestamp error under 0.001% and an acquisition cycle jitter under 10 ns.<\/jats:p>","DOI":"10.3390\/mi14010196","type":"journal-article","created":{"date-parts":[[2023,1,13]],"date-time":"2023-01-13T02:05:52Z","timestamp":1673575552000},"page":"196","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Real-Time RISC-V-Based CAN-FD Bus Diagnosis Tool"],"prefix":"10.3390","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9410-9343","authenticated-orcid":false,"given":"Cosmin-Andrei","family":"Popovici","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, \u201cGheorghe Asachi\u201d Technical University of Ia\u0219i, 700050 Ia\u0219i, Romania"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrei","family":"Stan","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, \u201cGheorghe Asachi\u201d Technical University of Ia\u0219i, 700050 Ia\u0219i, Romania"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"1968","published-online":{"date-parts":[[2023,1,12]]},"reference":[{"key":"ref_1","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"Moore","year":"1965","journal-title":"Electronics"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","article-title":"Design of ion-implanted MOSFET\u2019s with very small physical dimensions","volume":"9","author":"Dennard","year":"1974","journal-title":"IEEE J. Solid-State Circuits"},{"key":"ref_3","unstructured":"Asanovic, K., and Patterson, D. (2014). Instruction Sets Should Be Free: The Case for RISC-V, University of California at Berkeley."},{"key":"ref_4","doi-asserted-by":"crossref","unstructured":"Kimura, Y., Kikuchi, T., Ootsu, K., and Yokota, T. (2019, January 26\u201329). Proposal of Scalable Vector Extension for Embedded RISC-V Soft-Core Processor. Proceedings of the 2019 Seventh International Symposium on Computing and Networking Workshops (CANDARW), Nagasaki, Japan.","DOI":"10.1109\/CANDARW.2019.00082"},{"key":"ref_5","doi-asserted-by":"crossref","first-page":"2700","DOI":"10.1109\/TVLSI.2017.2654506","article-title":"Near-Threshold RISC-V Core with DSP Extensions for Scalable IoT Endpoint Devices","volume":"25","author":"Gautschi","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Popovici, C.-A., and Stan, A. (2022, January 19\u201321). Extending a RISC-V Core with a CAN-FD Communication Unit. Proceedings of the 2022 26th International Conference on System Theory, Control and Computing (ICSTCC), Sinaia, Romania.","DOI":"10.1109\/ICSTCC55426.2022.9931880"},{"key":"ref_7","unstructured":"HiPEAC (2022, December 03). HiPEAC Vision 2021. Available online: https:\/\/www.hipeac.net\/vision\/2021.pdf."},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1145\/3282307","article-title":"A new golden age for computer architecture","volume":"62","author":"Hennessy","year":"2019","journal-title":"Commun. ACM"},{"key":"ref_9","unstructured":"Hennessy, J.L., and Patterson, D.A. (2018, January 2\u20136). A new golden age for computer architecture: Domain-specific hardware\/software co-design, enhanced security, open instruction sets, and agile chip development. Proceedings of the 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), Los Angeles, CA, USA."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1145\/3154484","article-title":"A domain-specific architecture for deep neural networks","volume":"61","author":"Jouppi","year":"2018","journal-title":"Commun. ACM"},{"key":"ref_11","unstructured":"(2022, October 10). The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA, 13 December 2019. Available online: https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/download\/Ratified-IMAFDQC\/riscv-spec-20191213.pdf."},{"key":"ref_12","doi-asserted-by":"crossref","first-page":"165913","DOI":"10.1109\/ACCESS.2020.3022824","article-title":"Accelerating Deep Learning Inference in Constrained Embedded Devices Using Hardware Loops and a Dot Product Unit","volume":"8","author":"Vreca","year":"2020","journal-title":"IEEE Access"},{"key":"ref_13","doi-asserted-by":"crossref","first-page":"1489","DOI":"10.1109\/TETC.2021.3072337","article-title":"XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V Based IoT End Nodes","volume":"9","author":"Garofalo","year":"2021","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Jang, S., Oh, H., Yoon, Y., Hwang, D., Jeong, W., and Lee, S. (2021). A Multi-Core Controller for an Embedded AI System Supporting Parallel Recognition. Micromachines, 12.","DOI":"10.3390\/mi12080852"},{"key":"ref_15","doi-asserted-by":"crossref","first-page":"1898","DOI":"10.1109\/TETC.2021.3120538","article-title":"A Lightweight Posit Processing Unit for RISC-V Processors in Deep Neural Network Applications","volume":"10","author":"Cococcioni","year":"2022","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Xue, X., Wang, C., Liu, W., Lv, H., and Zeng, X. (2019). A RISC-V Processor with Area-Efficient Memristor-Based In-Memory Computing for Hash Algorithm in Blockchain Applications. Micromachines, 10.","DOI":"10.3390\/mi10080541"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Hoang, T.-T., Duran, C., Tsukamoto, A., Suzaki, K., and Pham, C.-K. (2020, January 12\u201314). Cryptographic Accelerators for Trusted Execution Environment in RISC-V Processors. Proceedings of the 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain.","DOI":"10.1109\/ISCAS45731.2020.9180551"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Tehrani, E., Graba, T., Merabet, A.S., and Danger, J.-L. (2020, January 26\u201328). RISC-V Extension for Lightweight Cryptography. Proceedings of the 2020 23rd Euromicro Conference on Digital System Design (DSD), Kranj, Slovenia.","DOI":"10.1109\/DSD51259.2020.00045"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Austin, T., Harris, A., Verma, T., Wei, S., Kisil, A., Aga, M., Bertacco, V., Kasikci, B., and Tiwari, M. (2021, January 12\u201315). Morpheus II: A RISC-V Security Extension for Protecting Vulnerable Software and Hardware. Proceedings of the 2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Tysons Corner, VA, USA.","DOI":"10.1109\/HOST49136.2021.9702275"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"De, A., Basu, A., Ghosh, S., and Jaeger, T. (2019, January 25\u201329). FIXER: Flow Integrity Extensions for Embedded RISC-V. Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy.","DOI":"10.23919\/DATE.2019.8714980"},{"key":"ref_21","doi-asserted-by":"crossref","first-page":"150798","DOI":"10.1109\/ACCESS.2021.3126208","article-title":"A RISC-V Post Quantum Cryptography Instruction Set Extension for Number Theoretic Transform to Speed-Up CRYSTALS Algorithms","volume":"9","author":"Nannipieri","year":"2021","journal-title":"IEEE Access"},{"key":"ref_22","doi-asserted-by":"crossref","unstructured":"Johns, M., and Kazmierski, T.J. (2020, January 15\u201317). A Minimal RISC-V Vector Processor for Embedded Systems. Proceedings of the 2020 Forum for Specification and Design Languages (FDL), Kiel, Germany.","DOI":"10.1109\/FDL50818.2020.9232940"},{"key":"ref_23","doi-asserted-by":"crossref","unstructured":"Chen, C., Xiang, X., Liu, C., Shang, Y., Guo, R., Liu, D., Lu, Y., Hao, Z., Luo, J., and Chen, Z. (June, January 30). Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension: Industrial Product. Proceedings of the 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), Valencia, Spain.","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"766","DOI":"10.1109\/TC.2021.3063027","article-title":"A RISC-V ISA Extension for Ultra-Low Power IoT Wireless Signal Processing","volume":"71","author":"Amor","year":"2021","journal-title":"IEEE Trans. Comput."},{"key":"ref_25","doi-asserted-by":"crossref","unstructured":"Koppelmann, B., Adelt, P., Mueller, W., and Scheytt, C. (2019, January 1\u20133). RISC-V Extensions for Bit Manipulation Instructions. Proceedings of the 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), Rhodes, Greece.","DOI":"10.1109\/PATMOS.2019.8862170"},{"key":"ref_26","doi-asserted-by":"crossref","unstructured":"Tourres, M., Chavet, C., Le Gal, B., Crenne, J., and Coussy, P. (2021, January 13\u201315). Extended RISC-V hardware architecture for future digital communication systems. Proceedings of the IEEE 4th 5G World Forum (5GWF), Montreal, QC, Canada.","DOI":"10.1109\/5GWF52925.2021.00046"},{"key":"ref_27","unstructured":"Attari, M. (2022, April 01). PH-RISC-V\u2014GitHub Project. Available online: https:\/\/github.com\/masoud-ata\/PH-RISC-V."},{"key":"ref_28","unstructured":"Ondrej, I. (2022, October 23). CTU CAN FD IP CORE Datasheet, 27 April 2022. Available online: https:\/\/gitlab.fel.cvut.cz\/canbus\/ctucanfd_ip_core."},{"key":"ref_29","unstructured":"(2022, October 22). FPGA Ethernet Cores. Available online: https:\/\/www.fpga-cores.com\/cores\/fc1001_rmii\/."},{"key":"ref_30","unstructured":"Future Technology Devices International Limited (FTDI) (2022, April 05). FT2232H Dual High Speed USB to Multipurpose UART\/FIFO IC Datasheet, 27 May 2019. Available online: https:\/\/ftdichip.com\/wp-content\/uploads\/2020\/07\/DS_FT2232H.pdf."},{"key":"ref_31","unstructured":"Molinaro, P. (2022, October 19). CANFD Plugin for Saleae Logic2 Analyzer. Available online: https:\/\/github.com\/pierremolinaro\/canfd-plugin-for-saleae-logic-analyzer."},{"key":"ref_32","unstructured":"Kopetz, H. (2011). Design Principles for Distributed Embedded Applications, Springer."},{"key":"ref_33","first-page":"143","article-title":"Time Triggered CAN (TTCAN)","volume":"110","author":"Fuehrer","year":"2001","journal-title":"J. Passeng. Cars Electron. Electr. Syst."},{"key":"ref_34","first-page":"112","article-title":"Integration of Time Triggered CAN (TTCAN_TC)","volume":"111","author":"Hartwich","year":"2002","journal-title":"J. Passeng. Cars Electron. Electr. Syst."},{"key":"ref_35","doi-asserted-by":"crossref","unstructured":"Postel, J. (2022, November 06). User Datagram Protocol [RFC 768], 28 August 1980. Available online: https:\/\/www.rfc-editor.org\/rfc\/rfc768.","DOI":"10.17487\/rfc0768"},{"key":"ref_36","unstructured":"Postel, J. (2022, November 06). Internet Protocol [RFC 791], September 1981. Available online: https:\/\/www.rfc-editor.org\/rfc\/rfc791."},{"key":"ref_37","doi-asserted-by":"crossref","unstructured":"Hornig, C. (2022, November 07). A Standard for the Transmission of IP Datagrams over Ethernet Networks [RFC 894], April 1984. Available online: https:\/\/datatracker.ietf.org\/doc\/html\/rfc894.","DOI":"10.17487\/rfc0894"}],"container-title":["Micromachines"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2072-666X\/14\/1\/196\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T18:04:40Z","timestamp":1760119480000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2072-666X\/14\/1\/196"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,12]]},"references-count":37,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2023,1]]}},"alternative-id":["mi14010196"],"URL":"https:\/\/doi.org\/10.3390\/mi14010196","relation":{},"ISSN":["2072-666X"],"issn-type":[{"value":"2072-666X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1,12]]}}}