{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T03:03:13Z","timestamp":1760151793832,"version":"build-2065373602"},"reference-count":26,"publisher":"MDPI AG","issue":"23","license":[{"start":{"date-parts":[[2022,11,29]],"date-time":"2022-11-29T00:00:00Z","timestamp":1669680000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001871","name":"FCT\/MCTES","doi-asserted-by":"publisher","award":["UIDB\/50008\/2020","FCT-SFRH\/BD\/07123\/2021"],"award-info":[{"award-number":["UIDB\/50008\/2020","FCT-SFRH\/BD\/07123\/2021"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001871","name":"LAY(RF)2\/X-0002-LX-20","doi-asserted-by":"publisher","award":["UIDB\/50008\/2020","FCT-SFRH\/BD\/07123\/2021"],"award-info":[{"award-number":["UIDB\/50008\/2020","FCT-SFRH\/BD\/07123\/2021"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Electronics"],"abstract":"<jats:p>The layout design of analog integrated circuits has been defying all automation attempts, and it is still primarily a handcrafting process carried by circuit designers on traditional layout editing frameworks. This paper presents a toolbox based on deep learning techniques and a sturdy graphical user interface to assist designers during that process. The underlying mechanism of this toolbox relies on a simple pairwise device interaction circuit description, i.e., the circuits\u2019 topological constraints, to propose valid floorplan solutions for block-level structures, including topologies and deep nanometer technology nodes not used for its training, at push-button speed. Despite its automatic functionalities, the toolbox is focused on explainable artificial intelligence, involving the designer in the synthesis flow via filtering and editing options over the candidate floorplan solutions. This constant state of human-machine feedback environment turns the designer aware of the impact of each device\u2019s position change and inherent tradeoffs while suggesting subsequent moves, ultimately increasing the designers\u2019 productivity in this time-consuming and iterative task. Finally, the toolbox is shown to instantly generate floorplans with similar or better constraint fulfilment than human designed solutions for state-of-the-art analog circuit blocks.<\/jats:p>","DOI":"10.3390\/electronics11233964","type":"journal-article","created":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T04:32:53Z","timestamp":1669782773000},"page":"3964","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting a Deep Learning Toolbox for Human-Machine Feedback towards Analog Integrated Circuit Placement Automation"],"prefix":"10.3390","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7362-2407","authenticated-orcid":false,"given":"Ant\u00f3nio","family":"Gusm\u00e3o","sequence":"first","affiliation":[{"name":"Instituto de Telecomunica\u00e7\u00f5es, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"},{"name":"Instituto Superior T\u00e9cnico, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"}]},{"given":"Rafael","family":"Vieira","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunica\u00e7\u00f5es, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"},{"name":"Instituto Superior T\u00e9cnico, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"}]},{"given":"Nuno","family":"Horta","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunica\u00e7\u00f5es, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"},{"name":"Instituto Superior T\u00e9cnico, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9625-6435","authenticated-orcid":false,"given":"Nuno","family":"Louren\u00e7o","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunica\u00e7\u00f5es, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"},{"name":"Departamento de Inform\u00e1tica, Universidade de \u00c9vora, Rua do Cardeal Rei, s\/n, 7000-849 \u00c9vora, Portugal"}]},{"given":"Ricardo","family":"Martins","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunica\u00e7\u00f5es, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"},{"name":"Instituto Superior T\u00e9cnico, Universidade de Lisboa, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal"}]}],"member":"1968","published-online":{"date-parts":[[2022,11,29]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","unstructured":"Graeb, H.E. (2011). Analog Layout Synthesis: A Survey of Topological Approaches, Springer. [1st ed.].","DOI":"10.1007\/978-1-4419-6932-3"},{"key":"ref_2","doi-asserted-by":"crossref","unstructured":"Lin, P.-H., Chang, Y.-W., and Hung, C.-M. (2016, January 25\u201328). Recent Research Development and New Challenges in Analog Layout Synthesis. Proceedings of the Asia and South Pacific Design Automation Conference, Macao, China.","DOI":"10.1109\/ASPDAC.2016.7428080"},{"key":"ref_3","doi-asserted-by":"crossref","unstructured":"Patyal, A., Pan, P.-C., Asha, K.A., Chen, H.-M., Chi, H.-Y., and Liu, C.-N. (2018, January 24\u201328). Analog Placement with Current Flow and Symmetry Constraints Using PCP-SP. Proceedings of the ACM\/ESDA\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA.","DOI":"10.1109\/DAC.2018.8465574"},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"1889","DOI":"10.1109\/TCAD.2005.860957","article-title":"Placement Algorithm in Analog-Layout Designs","volume":"25","author":"Zhang","year":"2006","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_5","first-page":"237","article-title":"IPRAIL\u2014Intellectual property reuse-based analog IC layout automation","volume":"36","author":"Jangkrajarng","year":"2003","journal-title":"Integr. VSLI"},{"key":"ref_6","doi-asserted-by":"crossref","unstructured":"Valencia-Ponce, M.A., Tlelo-Cuautle, E., and de la Fraga, L.G. (2021). On the Sizing of CMOS Operational Amplifiers by Applying Many-Objective Optimization Algorithms. Electronics, 10.","DOI":"10.3390\/electronics10243148"},{"key":"ref_7","doi-asserted-by":"crossref","unstructured":"Sanabria-Borb\u00f3n, A.C., Soto-Aguilar, S., Estrada-L\u00f3pez, J.J., Allaire, D., and S\u00e1nchez-Sinencio, E. (2020). Gaussian-Process-Based Surrogate for Optimization-Aided and Process-Variations-Aware Analog Circuit Design. Electronics, 9.","DOI":"10.3390\/electronics9040685"},{"key":"ref_8","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1109\/TCAD.2014.2379630","article-title":"A novel analog physical synthesis methodology integrating existent design expertise","volume":"34","author":"Wu","year":"2015","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_9","unstructured":"(2022, July 05). Cadence\u2019s Virtuoso Layout L\/XL\/GXL. Available online: http:\/\/www.cadence.com."},{"key":"ref_10","doi-asserted-by":"crossref","first-page":"2418","DOI":"10.1109\/TCSI.2021.3065332","article-title":"Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review","volume":"68","author":"Fayazi","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Mina, R., Jabbour, C., and Sakr, G.E. (2022). A Review of Machine Learning Techniques in Analog Integrated Circuit Design Automation. Electronics, 11.","DOI":"10.3390\/electronics11030435"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Takai, N., and Fukuda, M. (2017, January 17\u201319). Prediction of Element Values of OPAmp for Required Specifications Utilizing Deep Learning. Proceedings of the International Symposium on Electronics and Smart Devices (ISESD), Yogyakarta, Indonesia.","DOI":"10.1109\/ISESD.2017.8253353"},{"key":"ref_13","doi-asserted-by":"crossref","unstructured":"Islamo\u01e7lu, G., \u00c7akici, T., Afacan, E., and D\u00fcndar, G. (2019, January 15\u201318). Artificial Neural Network Assisted Analog IC Sizing Tool. Proceedings of the 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, Lausanne, Switzerland.","DOI":"10.1109\/SMACD.2019.8795293"},{"key":"ref_14","doi-asserted-by":"crossref","unstructured":"Kunal, K., Dhar, T., Madhusudan, M., Poojary, J., Sharma, A., Xu, W., Burns, S.M., Hu, J., Harjani, R., and Sapatnekar, S.S. (2020, January 9\u201313). GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Grenoble, France.","DOI":"10.23919\/DATE48585.2020.9116329"},{"key":"ref_15","doi-asserted-by":"crossref","unstructured":"Guerra, D., Canelas, A., P\u00f3voa, R., Horta, N., Louren\u00e7o, N., and Martins, R. (2019, January 15\u201318). Artificial Neural Networks as an Alternative for Automatic Analog IC Placement. Proceedings of the 16th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, Lausanne, Switzerland.","DOI":"10.1109\/SMACD.2019.8795267"},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Zhu, K., Liu, M., Lin, Y., Xu, B., Li, S., Tang, X., Sun, N., and Pan, D.Z. (2019, January 4\u20137). Genius Route: A New Analog Routing Paradigm Using Generative Neural Network Guidance. Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, Westminster, CO, USA.","DOI":"10.1109\/ICCAD45719.2019.8942164"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Kunal, K., Poojary, J., Dhar, T., Madhusudan, M., Harjani, R., and Sapatnekar, S.S. (2020, January 2\u20135). A General Approach for Identifying Hierarchical Symmetry Constraints for Analog Circuit Layout. Proceedings of the 39th International Conference on Computer-Aided Design, New York, NY, USA.","DOI":"10.1145\/3400302.3415685"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Liu, M., Wu, L., Zhu, K., Xu, B., Lin, Y., Shen, L., Tang, X., Sun, N., and Pan, D.Z. (2020, January 13\u201316). S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity. Proceedings of the 25th Asia and South Pacific Design Automation Conference, Beijing, China.","DOI":"10.1109\/ASP-DAC47756.2020.9045109"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Xu, B., Lin, Y., Tang, X., Li, S., Shen, L., Sun, N., and Pan, D.Z. (2019, January 2\u20136). Well GAN: Generative-Adversarial-Network-Guided Well Generation for Analog\/Mixed-Signal Circuit Layout. Proceedings of the 56th ACM\/IEEE Design Automation Conference, Las Vegas, NV, USA.","DOI":"10.1145\/3316781.3317930"},{"key":"ref_20","doi-asserted-by":"crossref","unstructured":"He, R., and Zhang, L. (2009, January 3\u20136). Artificial Neural Network Application in Analog Layout Placement Design. Proceedings of the Canadian Conference on Electrical and Computer Engineering, St. John\u2019s, NL, Canada.","DOI":"10.1109\/CCECE.2009.5090269"},{"key":"ref_21","doi-asserted-by":"crossref","unstructured":"Gusm\u00e3o, A., Passos, F., P\u00f3voa, R., Horta, N., Louren\u00e7o, N., and Martins, R. (2020, January 12\u201314). Semi-Supervised Artificial Neural Networks towards Analog IC Placement Recommender. Proceedings of the IEEE International Symposium on Circuits and Systems, Seville, Spain.","DOI":"10.1109\/ISCAS45731.2020.9181148"},{"key":"ref_22","doi-asserted-by":"crossref","first-page":"117954","DOI":"10.1016\/j.eswa.2022.117954","article-title":"Scalable and Order Invariant Analog Integrated Circuit Placement with Attention-Based Graph-to-Sequence Deep Models","volume":"207","author":"Horta","year":"2022","journal-title":"Expert Syst. Appl."},{"key":"ref_23","first-page":"1599","article-title":"Single-Stage OTA Biased by Voltage-Combiners with Enhanced Performance Using Current Starving","volume":"65","author":"Martins","year":"2018","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"ref_24","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1109\/TCAD.2010.2097172","article-title":"Comprehensive Generation of Hierachical Placement Rules for Analog Integrated Circuits","volume":"30","author":"Eick","year":"2011","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_25","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/TCAD.2012.2190069","article-title":"MARS: Matching-Driven Analog Sizing","volume":"31","author":"Eick","year":"2013","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"ref_26","unstructured":"Vieira, R., Martins, R., Horta, N., Louren\u00e7o, N., and P\u00f3voa, R. (2021, January 19\u201322). A Sub-1muA Low-Power Low-Noise Amplifier with Tunable Gain and Bandwidth for EMG and EOG Biopotential Signals. Proceedings of the International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, Erfurt, Germany."}],"container-title":["Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2079-9292\/11\/23\/3964\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T01:29:50Z","timestamp":1760146190000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2079-9292\/11\/23\/3964"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,29]]},"references-count":26,"journal-issue":{"issue":"23","published-online":{"date-parts":[[2022,12]]}},"alternative-id":["electronics11233964"],"URL":"https:\/\/doi.org\/10.3390\/electronics11233964","relation":{},"ISSN":["2079-9292"],"issn-type":[{"type":"electronic","value":"2079-9292"}],"subject":[],"published":{"date-parts":[[2022,11,29]]}}}