{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T03:48:16Z","timestamp":1760240896461,"version":"build-2065373602"},"reference-count":30,"publisher":"MDPI AG","issue":"10","license":[{"start":{"date-parts":[[2019,9,28]],"date-time":"2019-09-28T00:00:00Z","timestamp":1569628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Electronics"],"abstract":"<jats:p>Ethernet is a popular networking technology in factory automation and industrial embedded systems, frequently using a ring topology for improved fault-tolerance. As many applications demand ever shorter cycle times and a higher number of nodes, the popular ring endure to remain as a valid topology. In this work, we discuss the factors that determine the ring network delay and show how they affect the network cycle time. Since increasing the link capacity has limited reach, we explore a time-triggered protocol that brings the nodes forwarding delay near to the physical layer delay. Additionally, we propose hardware accelerators based on FPGA technology that minimise the packet reception delay from physical reception to delivery to an application handler, preserving Ethernet layers and being compatible with its standard. This paper explains the accelerators concept and implementation, presents measurements using standard Media Access Control implementations, and shows the solution effectiveness with experimental results. We achieved a delay, from physical reception to the triggering of a user-level handler, of 1.1 \u00b5s independent of the packet length.<\/jats:p>","DOI":"10.3390\/electronics8101097","type":"journal-article","created":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T05:58:33Z","timestamp":1569823113000},"page":"1097","update-policy":"https:\/\/doi.org\/10.3390\/mdpi_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Hardware Support to Minimize the End-to-End Delay in Ethernet-Based Ring Networks"],"prefix":"10.3390","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3574-5972","authenticated-orcid":false,"given":"Tom\u00e1s","family":"P. Corr\u00eaa","sequence":"first","affiliation":[{"name":"Electrical Engineering Graduate Program, Federal University of Minas Gerais, Belo Horizonte 31270-901, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9544-3028","authenticated-orcid":false,"given":"Luis","family":"Almeida","sequence":"additional","affiliation":[{"name":"CISTER, Instituto de Telecomunica\u00e7\u00f5es, FEUP-University of Porto, 4200-465 Porto, Portugal"}]}],"member":"1968","published-online":{"date-parts":[[2019,9,28]]},"reference":[{"key":"ref_1","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1016\/j.csi.2011.01.005","article-title":"Real-time Ethernet networks for motion control","volume":"33","author":"Vitturi","year":"2011","journal-title":"Comput. Stand. Interfaces"},{"key":"ref_2","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1109\/TII.2016.2598494","article-title":"Control of a Modular Multilevel Converter With Reduced Internal Data Exchange","volume":"13","author":"Mathe","year":"2017","journal-title":"IEEE Trans. Ind. Inform."},{"key":"ref_3","doi-asserted-by":"crossref","first-page":"5578","DOI":"10.1109\/TPEL.2017.2751254","article-title":"Distributed Control for a Modular Multilevel Converter","volume":"33","author":"Yang","year":"2018","journal-title":"IEEE Trans. Power Electron."},{"key":"ref_4","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1109\/COMST.2018.2869350","article-title":"Ultra-Low Latency (ULL) Networks: The IEEE TSN and IETF DetNet Standards and Related 5G ULL Research","volume":"21","author":"Nasrallah","year":"2019","journal-title":"IEEE Commun. Surv. Tutor."},{"key":"ref_5","doi-asserted-by":"crossref","unstructured":"Corr\u00eaa, T.P., Bueno, E.J., and Rodriguez, F.J. (2017, January 1\u20135). Communication Network Latency Compensation in a Modular Multilevel Converter. Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE), Cincinnati, OH, USA.","DOI":"10.1109\/ECCE.2017.8095766"},{"key":"ref_6","doi-asserted-by":"crossref","first-page":"2149","DOI":"10.1109\/COMST.2014.2375213","article-title":"Reducing Internet Latency: A Survey of Techniques and Their Merits","volume":"18","author":"Briscoe","year":"2016","journal-title":"IEEE Commun. Surv. Tutor."},{"key":"ref_7","unstructured":"Ramaswamy, R., Ning, W., and Wolf, T. (December, January 29). Characterizing network processing delay. Proceedings of the IEEE Global Telecommunications Conference (GLOBECOM), Dallas, TX, USA."},{"key":"ref_8","doi-asserted-by":"crossref","unstructured":"Bertocco, M., Narduzzi, C., and Tramarin, F. (2012, January 13\u201316). Estimation of the delay of network devices in hybrid wired\/wireless real-time industrial communication systems. Proceedings of the 2012 IEEE International Instrumentation and Measurement Technology Conference, Graz, Austria.","DOI":"10.1109\/I2MTC.2012.6229137"},{"key":"ref_9","doi-asserted-by":"crossref","unstructured":"Orfanus, D., Indergaard, R., Prytz, G., and Wien, T. (2013, January 10\u201313). EtherCAT-based platform for distributed control in high-performance industrial applications. Proceedings of the 2013 IEEE 18th Conference on Emerging Technologies & Factory Automation (ETFA), Cagliari, Italy.","DOI":"10.1109\/ETFA.2013.6647972"},{"key":"ref_10","unstructured":"Cottet, D., van der Merwe, W., Agostini, F., Riedel, G., Oikonomou, N., Rueetschi, A., Geyer, T., Gradinger, T., Velthuis, R., and Wunsch, B. (2015, January 19\u201320). Integration technologies for a fully modular and hot-swappable MV multi-level concept converter. Proceedings of the PCIM Europe 2015, International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nuremberg, Germany."},{"key":"ref_11","doi-asserted-by":"crossref","unstructured":"Corr\u00eaa, T.P., Almeida, L., and Pe\u00f1a, E.B. (2018, January 18\u201320). Hardware\/Software Implementation Factors Influencing Ethernet Latency. Proceedings of the 2018 IEEE 16th International Conference on Industrial Informatics (INDIN), Porto, Portugal.","DOI":"10.1109\/INDIN.2018.8472002"},{"key":"ref_12","doi-asserted-by":"crossref","unstructured":"Flatt, H., Jasperneite, J., and Schewe, F. (2013, January 22\u201327). An FPGA based cut-through switch optimized for one-step PTP and real-time Ethernet. Proceedings of the 2013 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication (ISPCS), Lemgo, Germany.","DOI":"10.1109\/ISPCS.2013.6644755"},{"key":"ref_13","unstructured":"Woods, J. (2017, January 15\u201318). Cut-Through Considerations and Impacts to Industrial Networks. Proceedings of the IEEE 802.1 WG Meeting, Stuttgart, Germany."},{"key":"ref_14","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/35.135787","article-title":"The latency\/bandwidth tradeoff in gigabit networks","volume":"30","author":"Kleinrock","year":"1992","journal-title":"IEEE Commun. Mag."},{"key":"ref_15","unstructured":"Insam, E. (2003). TCP\/IP Embedded Internet Applications, Newnes."},{"key":"ref_16","doi-asserted-by":"crossref","unstructured":"Schlesinger, R., Springer, A., and Sauter, T. (2014, January 16\u201319). New approach for improvements and comparison of high performance real-time Ethernet networks. Proceedings of the IEEE Emerging Technology and Factory Automation (ETFA), Barcelona, Spain.","DOI":"10.1109\/ETFA.2014.7005356"},{"key":"ref_17","doi-asserted-by":"crossref","unstructured":"Corr\u00eaa, T.P., and Almeida, L. (2017, January 12\u201315). Ultra Short Cycle Protocol for Partly Decentralized Control Applications. Proceedings of the 22nd IEEE International Conference on Emerging Technologies and Factory Automation (ETFA), Limassol, Cyprus.","DOI":"10.1109\/ETFA.2017.8247719"},{"key":"ref_18","doi-asserted-by":"crossref","unstructured":"Schlesinger, R., and Springer, A. (2013, January 10\u201313). VABS-A new approach for Real Time Ethernet. Proceedings of the 39th Annual Conference of the IEEE Industrial Electronics Society, Vienna, Austria.","DOI":"10.1109\/IECON.2013.6699861"},{"key":"ref_19","doi-asserted-by":"crossref","unstructured":"Prytz, G. (2008, January 15\u201318). A performance analysis of EtherCAT and PROFINET IRT. Proceedings of the IEEE International Conference Emerging Technologies & Factory Automation (ETFA), Hamburg, Germany.","DOI":"10.1109\/ETFA.2008.4638425"},{"key":"ref_20","unstructured":"Beckhoff Automation GmbH & Co. (2017, June 22). HW Datasheet ET1100\u2014Section 3. Available online: https:\/\/download.beckhoff.com\/download\/document\/io\/ethercat-development-products\/ethercat_et1100_datasheet_v2i0.pdf."},{"key":"ref_21","unstructured":"Beckhoff Automation GmbH & Co. (2017, June 22). EtherCAT Slave Controller\u2014Section II. Available online: https:\/\/download.beckhoff.com\/download\/document\/io\/ethercat-development-products\/ethercat_esc_datasheet_sec2_registers_2i9.pdf."},{"key":"ref_22","unstructured":"IEEE Standard for Ethernet (2016). IEEE Std 802.3-2015 (Revision of IEEE Std 802.3-2012), IEEE."},{"key":"ref_23","unstructured":"Texas Instrument (2012). Ethernet Media Access Controller (EMAC)\/ Management Data Input\/Output (MDIO) User Guide, Texas Instrument."},{"key":"ref_24","doi-asserted-by":"crossref","unstructured":"Corr\u00eaa, T.P., Francisco, J., Rodr\u00edguez, F., and Bueno, E.J. (2018). Model-Based Latency Compensation for Network Controlled Modular Multilevel Converters. Electronics, 8.","DOI":"10.3390\/electronics8010022"},{"key":"ref_25","unstructured":"Texas Instrument (2017, February 02). DP83867E\/IS\/CS Robust, High Immunity, Small FormFactor 10\/100\/1000 Ethernet Physical Layer Transceiver. Available online: http:\/\/www.ti.com\/lit\/ds\/symlink\/dp83867is.pdf."},{"key":"ref_26","unstructured":"Mittra, K. (2017, February 02). Marvell PHYs for Low-Latency Industrial Ethernet. Available online: http:\/\/blogs.marvell.com\/2016\/10\/marvell-phys-for-low-latency-industrial-ethernet\/."},{"key":"ref_27","unstructured":"Microchip (2017, March 21). Datasheet KSZ8091MLX\u201410BASE-T\/100BASE-TX Physical Layer Transceiver. Available online: http:\/\/ww1.microchip.com\/downloads\/en\/DeviceDoc\/00002297A.pdf."},{"key":"ref_28","unstructured":"VITESSE (2017, February 02). Gigabit Ethernet PHY Device Latency. Available online: https:\/\/ethernet.microsemi.com\/products\/download.php?fid=4307&number\\=VSC8224."},{"key":"ref_29","doi-asserted-by":"crossref","unstructured":"Kilts, S. (2007). Advanced FPGA Design: Architecture, Implementation, and Optimization, John Wiley & Sons, Inc.","DOI":"10.1002\/9780470127896"},{"key":"ref_30","unstructured":"Blattner, J., and Weibel, H. (2004, January 27\u201329). Study on propagation delay variation of 100BASE-Tx Ethernet PHY chips. Proceedings of the Conference on IEEE-1588, Gaithersburg, MD, USA."}],"container-title":["Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.mdpi.com\/2079-9292\/8\/10\/1097\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T13:25:38Z","timestamp":1760189138000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.mdpi.com\/2079-9292\/8\/10\/1097"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,28]]},"references-count":30,"journal-issue":{"issue":"10","published-online":{"date-parts":[[2019,10]]}},"alternative-id":["electronics8101097"],"URL":"https:\/\/doi.org\/10.3390\/electronics8101097","relation":{},"ISSN":["2079-9292"],"issn-type":[{"type":"electronic","value":"2079-9292"}],"subject":[],"published":{"date-parts":[[2019,9,28]]}}}