{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T05:00:10Z","timestamp":1750309210014,"version":"3.41.0"},"reference-count":19,"publisher":"The Scientific and Technological Research Council of Turkey (TUBITAK-ULAKBIM) - DIGITAL COMMONS JOURNALS","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Turk J Elec Eng & Comp Sci"],"published-print":{"date-parts":[[2017]]},"DOI":"10.3906\/elk-1606-38","type":"journal-article","created":{"date-parts":[[2017,6,4]],"date-time":"2017-06-04T11:35:22Z","timestamp":1496576122000},"page":"2185-2194","source":"Crossref","is-referenced-by-count":0,"title":["An area-efficient and wide-range digital DLL for per-pin deskew applications"],"prefix":"10.55730","volume":"25","author":[{"given":"Ching-Che","family":"CHUNG","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Ying","family":"YU","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"34691","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546659"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332739"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258159"},{"key":"ref4","doi-asserted-by":"crossref","unstructured":"Bae JH, Seo JH, Yeo HS, Kim JW, Sim JY, Park HJ. An all-digital 90-degree phase-shift DLL with loop-embedded DCC for 1.6Gbps DDR interface. In: IEEE Custom Integrated Circuits Conference; 16--19 September 2007; San Jose, CA, USA. New York, NY, USA: IEEE. pp. 373-376.","DOI":"10.1109\/CICC.2007.4405755"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/elex.7.634"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188943"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1097\/01.ccm.0000439429.48578.15"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:20081833"},{"key":"ref9","doi-asserted-by":"crossref","unstructured":"Chen CC, Chang JY, Liu SI. A DLL-based variable-phase clock buffer. IEEE T Circuits-II 2007; 54; 1072-1076.","DOI":"10.1109\/TCSII.2007.906172"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.2876"},{"key":"ref11","doi-asserted-by":"crossref","unstructured":"Chae JH, Hong GM, Park J, Kim M, Ko H, Shin WY, Chi H, Jeong DK, Kim S. A 1.74mW\/GHz 0.11-2.5GHz fast-locking, jitter-reducing, 180$^{\\circ}$ phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers. In: IEEE Asian Solid-State Circuits Conference; 9--11 November 2015; Xiamen, China. New York, NY, USA: IEEE. pp. 1-4.","DOI":"10.1109\/ASSCC.2015.7387434"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466443"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2423312"},{"key":"ref14","doi-asserted-by":"crossref","unstructured":"Jung DH, An YJ, Ryu K, Park JH, Jung SO. All-digital fast-locking delay-locked loop using a cyclic-locking loop for DRAM. IEEE T Circuits-II 2015; 62; 1023-1027.","DOI":"10.1109\/TCSII.2015.2456111"},{"key":"ref15","doi-asserted-by":"crossref","unstructured":"Fujimura Y, Takahashi T, Toyoshima S, Nagashima K, Baba J, Matsumoto T. 1.2Gbps\/pin simultaneous bidirectional transceiver logic with bit deskew technique. In: IEEE Symposia on VLSI Technology and Circuits Conference; 11--13 June 2002; Honolulu, HI, USA. New York, NY, USA: IEEE. pp. 58-59.","DOI":"10.1109\/VLSIC.2002.1015044"},{"key":"ref16","doi-asserted-by":"crossref","unstructured":"Hu A, Yuan F. Intersignal timing skew compensation of parallel links with voltage-mode incremental signaling. IEEE T Circuits-I 2009; 56; 773-783.","DOI":"10.1109\/TCSI.2008.2002655"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889381"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.508209"},{"key":"ref19","doi-asserted-by":"crossref","unstructured":"Hsu HJ, Tu CC, Huang SY. A high-resolution all-digital phase-locked loop with its application to built-in speed grading for memory. In: International Symposium on VLSI Design, Automation and Test; 23--25 April 2008; Taiwan, ROC. New York, NY, USA: IEEE. pp. 267-270. \\end{reference} \\end{document}","DOI":"10.1109\/VDAT.2008.4542464"}],"container-title":["TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES"],"original-title":[],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T23:40:42Z","timestamp":1750290042000},"score":1,"resource":{"primary":{"URL":"https:\/\/journals.tubitak.gov.tr\/elektrik\/vol25\/iss3\/46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":19,"URL":"https:\/\/doi.org\/10.3906\/elk-1606-38","relation":{},"ISSN":["1300-0632","1303-6203"],"issn-type":[{"type":"print","value":"1300-0632"},{"type":"electronic","value":"1303-6203"}],"subject":[],"published":{"date-parts":[[2017]]}}}