{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T13:19:31Z","timestamp":1718198371415},"reference-count":0,"publisher":"IGI Global","isbn-type":[{"value":"9781615208074","type":"print"},{"value":"9781615208081","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.4018\/978-1-61520-807-4","type":"monograph","created":{"date-parts":[[2010,5,26]],"date-time":"2010-05-26T05:53:01Z","timestamp":1274853181000},"source":"Crossref","is-referenced-by-count":16,"title":["Dynamic Reconfigurable Network-on-Chip Design"],"prefix":"10.4018","member":"2432","container-title":[],"original-title":[],"deposited":{"date-parts":[[2019,2,7]],"date-time":"2019-02-07T17:49:43Z","timestamp":1549561783000},"score":1,"resource":{"primary":{"URL":"http:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/978-1-61520-807-4"}},"subtitle":["Innovations for Computational Processing and Communication"],"editor":[{"given":"Jih-Sheng","family":"Shen","sequence":"first","affiliation":[{"name":"National Chung Cheng University, Taiwan"}]},{"given":"Pao-Ann","family":"Hsiung","sequence":"additional","affiliation":[{"name":"National Chung Cheng University, Taiwan"}]}],"short-title":[],"issued":{"date-parts":[[2010]]},"ISBN":["9781615208074","9781615208081"],"references-count":0,"URL":"https:\/\/doi.org\/10.4018\/978-1-61520-807-4","relation":{},"subject":[],"published":{"date-parts":[[2010]]}}}