{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:02:45Z","timestamp":1781107365195,"version":"3.54.1"},"reference-count":0,"publisher":"IGI Global Scientific Publishing","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1,1]]},"abstract":"<p>In the recent scenario of microelectronic industry, the reversible logic is considered as the burgeonic technology for digital circuit designing. It deals with the aim to generate digital circuits with zero power loss characteristics. Optical computing, Nanotechnology, Low power CMOS design and Digital Signal Processing (DSP) processors are leading areas of development with the concept of reversible logic. Researchers have already proposed various subsystems of the computer for the creation of low power loss devices with the help of numerous available reversible logic gates. Here in this paper, the authors have proposed a new reversible gate named as CDSM gate with 4\u00d74 size. This CDSM gate is used to design optimized 4-bit binary comparator. The optimization is improved as compared to the existing designs based on some significant performance parameters such as total number of gates, garbage outputs generated, constant inputs and quantum cost. Comparators are widely used in various computing applications such as counters, convertor, Central Processing Unit (CPU) and control circuits etc. The comparator circuits using reversible logic can be visualized as a low power loss subsystem for the development of improved digital systems.<\/p>","DOI":"10.4018\/ijbdcn.2015010104","type":"journal-article","created":{"date-parts":[[2016,3,29]],"date-time":"2016-03-29T17:12:17Z","timestamp":1459271537000},"page":"36-49","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Approach to Design a 4-Bit Binary Comparator Circuit with Reversible Logic using CDSM Gate"],"prefix":"10.4018","volume":"11","author":[{"given":"Vandana","family":"Shukla","sequence":"first","affiliation":[{"name":"Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"O. P.","family":"Singh","sequence":"additional","affiliation":[{"name":"Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G. R.","family":"Mishra","sequence":"additional","affiliation":[{"name":"Amity School of Engineering and Technology, Amity University Lucknow Campus, Lucknow, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R. K.","family":"Tiwari","sequence":"additional","affiliation":[{"name":"Department of Physics and Electronics, Dr. Ram Manohar Lohia Avadh University, Faizabad, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","container-title":["International Journal of Business Data Communications and Networking"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=148729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T15:41:38Z","timestamp":1654098098000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/IJBDCN.2015010104"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2015,1,1]]},"references-count":0,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1]]}},"URL":"https:\/\/doi.org\/10.4018\/ijbdcn.2015010104","relation":{},"ISSN":["1548-0631","1548-064X"],"issn-type":[{"value":"1548-0631","type":"print"},{"value":"1548-064X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1,1]]}}}