{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:01:34Z","timestamp":1781107294215,"version":"3.54.1"},"reference-count":24,"publisher":"IGI Global Scientific Publishing","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,1,1]]},"abstract":"<p>The Multiple-Wordlength Operation Grouping (MWOG) is a recently used approach for an optimized implementation on a Field Programmable Gate Array (FPGA). By fixing the precision constraint, this approach allows minimizing the data wordlength. In this paper, the authors present the integration of the approach based on the MWOG in the Algorithm Architecture Adequation (AAA) methodology, designed to implement real-time applications onto reconfigurable circuits. This new AAA-MWOG methodology will improve the optimization phase of the AAA methodology by taking into account the data wordlength and creating approximative-wordlength operation groups, where the operations in the same group will be performed with the same operator. The AAA-MWOG methodology will allow a considerable gain of circuit resources. This contribution is demonstrated by implementing the Learning Vector Quantization (LVQ) neural-networks model on the FPGA. The LVQ optimization is used to quantify vigilance states starting from processing the electroencephalographic signal. The precision-gain relation has been studied and reported.<\/p>","DOI":"10.4018\/ijertcs.2014010103","type":"journal-article","created":{"date-parts":[[2014,12,10]],"date-time":"2014-12-10T07:21:02Z","timestamp":1418196062000},"page":"37-60","source":"Crossref","is-referenced-by-count":0,"title":["Integration of Optimization Approach Based on Multiple Wordlength Operation Grouping in the AAA Methodology for Real-Time Systems"],"prefix":"10.4018","volume":"5","author":[{"given":"Ahmed Ghazi","family":"Blaiech","sequence":"first","affiliation":[{"name":"Technology and Medical Imaging Lab, University of Monastir, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Khaled","family":"Ben Khalifa","sequence":"additional","affiliation":[{"name":"Department of Electrical, University of Sousse, Soussa, Tunisia & Technology and Medical Imaging Lab, University of Monastir, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed","family":"Boubaker","sequence":"additional","affiliation":[{"name":"Technology and Medical Imaging Lab, University of Monastir, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed","family":"Akil","sequence":"additional","affiliation":[{"name":"A3SI Lab, ESIEE Paris, University of Paris-Est, Paris, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed Hedi","family":"Bedoui","sequence":"additional","affiliation":[{"name":"Technology and Medical Imaging Lab, University of Monastir, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"ijertcs.2014010103-0","doi-asserted-by":"crossref","unstructured":"Blaiech, A. G., & Ben Khalifa, K., Boubaker, M., & Bedoui, M.H. (2010). Multi-width fixed-point coding based on reprogrammable hardware implementation of a multi-layer perceptron neural network for alertness classification. In Proc ISDA\u201910,10th International Conference on Intelligent Systems Design and Applications, (pp. 610-614). ISDA.","DOI":"10.1109\/ISDA.2010.5687196"},{"key":"ijertcs.2014010103-1","doi-asserted-by":"crossref","unstructured":"Blaiech, A. G., Ben Khalifa, K., Boubaker, M., & Bedoui, M. H. (2012). Implementation of a multi-layer perceptron neural networks in multi-width fixed point coding. International Journal of Modeling and Optimization, 2(3), 280-283.","DOI":"10.7763\/IJMO.2012.V2.127"},{"key":"ijertcs.2014010103-2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311288"},{"key":"ijertcs.2014010103-3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761133"},{"key":"ijertcs.2014010103-4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818119"},{"key":"ijertcs.2014010103-5","unstructured":"Constantinides, G.A., Cheung, P.Y.K., & Luk, W. (2004). Synthesis and optimization of DSP algorithms. Kluwer Academic Publishers."},{"key":"ijertcs.2014010103-6","unstructured":"Coors, M., Keding, H., Luthje, O., & Meyr, H. (2001). Integer code generation for the TI TMS320C62x. In Proc. ICASSP\u201901, International Conference on Acoustics, Speech and Signal Processing. Sate Lake City, UT: ICASSP."},{"key":"ijertcs.2014010103-7","doi-asserted-by":"crossref","unstructured":"De Figueiredo, L.H., & Stolfi, J. (2004). Affine arithmetic: Concepts and applications. Computer Science. Numerical Algorithms, 37(1), 147\u2013158.","DOI":"10.1023\/B:NUMA.0000049462.70970.b6"},{"key":"ijertcs.2014010103-8","doi-asserted-by":"crossref","unstructured":"Grandpierre, T., & Sorel, Y. (2003). From algorithm and architecture specifications to automatic generation of distributed real-time executives: A seamless flto of graphs transformations. In Proc MEMOCODE\u201903, the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, (pp. 123-132). ACM\/IEEE.","DOI":"10.1109\/MEMCOD.2003.1210097"},{"key":"ijertcs.2014010103-9","doi-asserted-by":"crossref","unstructured":"Hamed, B. A., Salem, A., & Aly, G. M. (2004). Area estimation of lut based designs. In Proceedings of Electrical, Electronic and Computer Engineering, (pp. 39-42). Academic Press.","DOI":"10.1109\/ICEEC.2004.1374375"},{"key":"ijertcs.2014010103-10","doi-asserted-by":"crossref","unstructured":"Herve, N., Menard, M., & Sentieys, O. (2005). Data wordlength optimization for FPGA synthesis. In Proc SPSDI\u201905,IEEE Workshop on Signal Processing Systems Design and Implementation, (pp. 623\u2013628). IEEE.","DOI":"10.1109\/SIPS.2005.1579941"},{"key":"ijertcs.2014010103-11","doi-asserted-by":"crossref","unstructured":"Kaouane, L., Akil, M., Sorel, Y., & Grandpierre, T. (2004). A methodology to implement real-time applications onto reconfigurable circuits. Journal of Supercomputing, 30, 283-301.","DOI":"10.1023\/B:SUPE.0000045213.82276.8e"},{"key":"ijertcs.2014010103-12","doi-asserted-by":"crossref","unstructured":"Karypis, G., Han, E.H., & Chamelon, K. (1999). A hierarchical clustering algorithm using dynamic modeling. Computers, 32(8), 68-75.","DOI":"10.1109\/2.781637"},{"key":"ijertcs.2014010103-13","doi-asserted-by":"crossref","unstructured":"Kim, S., Kum, K.I., & Sung, W. (1998). Fixed-point optimization utility for C and C++ based digital signal processing programs. IEEE Transactions on Circuits and Systems II, 45(11).","DOI":"10.1109\/82.735357"},{"key":"ijertcs.2014010103-14","author":"T.Kohonen","year":"2000","journal-title":"Self-organizing maps"},{"key":"ijertcs.2014010103-15","doi-asserted-by":"crossref","unstructured":"Kum, K. L., & Sung, W. (2001). Combined word-length optimization and high-level synthesis of digital signal processing systems.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 921\u2013930.","DOI":"10.1109\/43.936374"},{"key":"ijertcs.2014010103-16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923279"},{"key":"ijertcs.2014010103-17","doi-asserted-by":"crossref","unstructured":"Menard, D., Herve, N., Sentieys, O., & Nguyen, H.N. (2012). High-level synthesis under fixed-point accuracy constraint. Journal of Electrical and Computer Engineering.","DOI":"10.1155\/2012\/906350"},{"key":"ijertcs.2014010103-18","doi-asserted-by":"crossref","unstructured":"Niang, P., Grandpierre, T., & Akil, M. (2007). Implementing real-time algorithms by using the AAA prototyping methodology. Embedded System Design: Topics, Techniques and Trends IFIP\u2013 The International Federation for Information Processing, 231, 27-36.","DOI":"10.1007\/978-0-387-72258-0_3"},{"key":"ijertcs.2014010103-19","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.883002"},{"key":"ijertcs.2014010103-20","doi-asserted-by":"publisher","DOI":"10.1145\/775959.775963"},{"key":"ijertcs.2014010103-21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.15"},{"key":"ijertcs.2014010103-22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727023"},{"key":"ijertcs.2014010103-23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727023"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=120315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T16:33:58Z","timestamp":1654101238000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/ijertcs.2014010103"}},"subtitle":["LVQ Implementation"],"short-title":[],"issued":{"date-parts":[[2014,1,1]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,1]]}},"URL":"https:\/\/doi.org\/10.4018\/ijertcs.2014010103","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1,1]]}}}