{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:09:21Z","timestamp":1781107761886,"version":"3.54.1"},"reference-count":33,"publisher":"IGI Global Scientific Publishing","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4,1]]},"abstract":"<p>Using multiprocessor technology is an interesting solution for reducing the processing time of complex video encoders such as H.264\/Advanced Video Coding (AVC). This paper details different levels of parallelism presented in related works for H.264\/AVC encoder. An efficient Macro Blocks Line level parallelism for the intra prediction encoding chain of H.264\/AVC for High Definition (HD) video is proposed. It is implemented on MPSoC architecture using an open and free platform for virtual prototyping named SoCLib. Comparing to related works, the proposed partitioning meets strongly the size of required memory constraint and provides an interesting speed-up. The proposed architecture is based on three processors and ensures a reduced circuit area. Experimental results reveal a run time saving of about 59.8% in terms of processing speed, compared to a classical execution based on a single CPU, without affecting the quality of the reconstructed video. Using multiprocessor technology is an interesting solution for reducing the processing time of complex video encoders such as H.264\/Advanced Video Coding (AVC). This paper details different levels of parallelism presented in related works for H.264\/AVC encoder. An efficient Macro Blocks Line level parallelism for the intra prediction encoding chain of H.264\/AVC for High Definition (HD) video is proposed. It is implemented on MPSoC architecture using an open and free platform for virtual prototyping named SoCLib. Comparing to related works, the proposed partitioning meets strongly the size of required memory constraint and provides an interesting speed-up. The proposed architecture is based on three processors and ensures a reduced circuit area. Experimental results reveal a run time saving of about 59.8% in terms of processing speed, compared to a classical execution based on a single CPU, without affecting the quality of the reconstructed video.<\/p>","DOI":"10.4018\/ijertcs.2014040104","type":"journal-article","created":{"date-parts":[[2015,1,8]],"date-time":"2015-01-08T12:59:46Z","timestamp":1420721986000},"page":"43-60","source":"Crossref","is-referenced-by-count":2,"title":["MPSoC Architecture for Macro Blocks Line Partitioning of H.264\/AVC Encoder"],"prefix":"10.4018","volume":"5","author":[{"given":"Nidhameddine","family":"Belhadj","sequence":"first","affiliation":[{"name":"National Engineering School of Sfax, University of Sfax, Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[{"name":"Flexras Technologies, Paris, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed Ali","family":"Ben Ayed","sequence":"additional","affiliation":[{"name":"National Engineering School of Sfax, University of Sfax, Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nouri","family":"Masmoudi","sequence":"additional","affiliation":[{"name":"National Engineering School of Sfax, University of Sfax, Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[{"name":"LIP6, Universit\u00e9 Pierre et Marie Curie, Paris, France"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"ijertcs.2014040104-0","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070168"},{"key":"ijertcs.2014040104-1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.76"},{"issue":"9","key":"ijertcs.2014040104-2","first-page":"2026","article-title":"Optimizations for real-time implementation of H.264\/AVC video encoder on DSP processor.","volume":"8","author":"N.Bahri","year":"2013","journal-title":"International Review on Computers and Software"},{"key":"ijertcs.2014040104-3","unstructured":"Chen, Y. H., Chuang, T. D., Chen, Y. H., Tsai, C. H., & Chen, L. G. (2008, May). Frame Parallel Design Strategy fo High Definition B-Frame H.264\/AVC Encoder. Presented at IEEE International Symposium on Circuits and Systems, ISCAS 2008. Seattle, WA."},{"key":"ijertcs.2014040104-4","doi-asserted-by":"publisher","DOI":"10.1109\/SSD.2010.5585523"},{"key":"ijertcs.2014040104-5","doi-asserted-by":"crossref","unstructured":"Ghanbari, M. (2011). Standard Codecs: Image compression to advanced video coding. London\/ United Kingdom: The Institution of Engineering and Technology.","DOI":"10.1049\/PBTE054E"},{"key":"ijertcs.2014040104-6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2013.0097"},{"key":"ijertcs.2014040104-7","doi-asserted-by":"crossref","unstructured":"Javaid, H., Shafique, M., Parameswaran, S., & Henkel, J. (2011, June). LowPower Adaptive Pipelined MPSoCs for Multimedia: An H.264 Video Encoder Case Study\u2019. Paper presented at the PROC. Design Automation Conference, San Diego, California, USA.","DOI":"10.1145\/2024724.2024951"},{"key":"ijertcs.2014040104-8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ipr.2009.0097"},{"key":"ijertcs.2014040104-9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070072"},{"key":"ijertcs.2014040104-10","unstructured":"Michail, A., George, T. S., Dimitrios, S. N., & Angelos, B. (2011, July). Task-based Parallel H.264 Video Encoding for Explicit Communication Architectures. Presented at International Conference on Embedded Computing Systems: Architectures, Modeling, Simulation \u2013 IC-SAMOS, Greece."},{"key":"ijertcs.2014040104-11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2011.6089692"},{"key":"ijertcs.2014040104-12","doi-asserted-by":"publisher","DOI":"10.1002\/9780470989418"},{"key":"ijertcs.2014040104-13","unstructured":"Rodrigues, A.M.(2010). Software implementation of an MPEG-4 Part 10 (H.264\/AVC) video encoder for embedded systems (Master). Technical University of Lisbon."},{"key":"ijertcs.2014040104-14","unstructured":"Sankaraiah, S., Lam, H. S., Eswaran, C., & Abdullah, J. (2011, May). GOP Level Parallelism on H.264 Video Encoder for Multicore Architecture. Presented at International conference on circuits, system and simulation ICCSS, Bangkok, Thailand."},{"key":"ijertcs.2014040104-15","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/450302"},{"key":"ijertcs.2014040104-16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2010.82"},{"key":"ijertcs.2014040104-17","doi-asserted-by":"crossref","unstructured":"Su, C.J., &Lin, Y. (2010). Zero-block inter\/intra mode decision for MPEG-2 to H.264\/AVC inter P-frame transcoding. IET Image processing,4(6), 449\u2013504.","DOI":"10.1049\/iet-ipr.2009.0427"},{"key":"ijertcs.2014040104-18","doi-asserted-by":"publisher","DOI":"10.1109\/ICICIP.2010.5565292"},{"key":"ijertcs.2014040104-19","unstructured":"MIPS Technologies. (2001).MIPS32\u2122 Architecture For Programmers Volume II: The MIPS32\u2122 Instruction Set. MIPS Technologies."},{"key":"ijertcs.2014040104-20","unstructured":"Tushar, A. S. (2012). Reducing the encoding time for H.264 baseline profile using parallel programming techniques: PHD Thesis, The University of Texas at Arlington."},{"key":"ijertcs.2014040104-21","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0120"},{"key":"ijertcs.2014040104-22","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-010-0543-0"},{"key":"ijertcs.2014040104-23","doi-asserted-by":"crossref","unstructured":"Wolf, K.W., Jarreya, A.A., & Martin, G. (2008). Multiprocessor system on chip (MPSoC) technology. IEEE Transactions on Computer aided design and systems, 27(10), 1701-1713.","DOI":"10.1109\/TCAD.2008.923415"},{"key":"ijertcs.2014040104-24","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.06.009"},{"key":"ijertcs.2014040104-25","doi-asserted-by":"crossref","unstructured":"Yan, L., Renfa, L., Cheng, X., &Fei, Y. (2009). HW-SW Framework for Multimedia Applications on MPSoC: Practice and Experience. Journal of computers, 4(3), 238-244.","DOI":"10.4304\/jcp.4.3.238-244"},{"key":"ijertcs.2014040104-26","unstructured":"Ye, J., Tan, Q., Li, T., Wu, B., & Meng, Y. (January 2010). Feature-Oriented Refactoring Proposal for Transaction Level Models in SoCLib. Paper presented at IET. 2010 Forum on Specification & Design Languages (FDL 2010)."},{"key":"ijertcs.2014040104-27","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2012.05.002"},{"issue":"12","key":"ijertcs.2014040104-28","first-page":"3293","article-title":"Multi-Grain Parallel Accelerate System for H.264 Encoder on ULTRASPARC T2.","volume":"8","author":"W.Yu","year":"2013","journal-title":"Journal of Computers"},{"key":"ijertcs.2014040104-29","unstructured":"Zhang, Q. L., Yu, M. Y., Wang, J. X., Zheng, Y. Z., & Lai, F. C. (October 2003). The Design of AMBA AHBNCI Wrapper. Paper presented at the 5th International Conference on ASIC, Toulouse, France."},{"key":"ijertcs.2014040104-30","unstructured":"Zhibin, X., Stephen, L., & Bevan, B. (2011, November). A Fine-grained Parallel Implementation of a H.264\/AVC Encoder on a 167-processor Computational Platform. Paper presented at Signals, Systems and Computers conference (ASILOMAR), Pacific Grove, CA."},{"issue":"1","key":"ijertcs.2014040104-31","first-page":"34","article-title":"High Level Optimized Parallel Specification of a H.264\/AVC Video Encoder.","volume":"9","author":"H. K.Zrida","year":"2011","journal-title":"International Journal of Computing & Information Sciences"},{"key":"ijertcs.2014040104-32","first-page":"27","author":"H. K.Zrida","year":"2011","journal-title":"Performance\/Complexity Analysis of a H264 Video Encoder"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=121728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T17:55:29Z","timestamp":1654106129000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/ijertcs.2014040104"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2014,4,1]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,4]]}},"URL":"https:\/\/doi.org\/10.4018\/ijertcs.2014040104","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4,1]]}}}