{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T19:49:10Z","timestamp":1722541750340},"reference-count":26,"publisher":"IGI Global","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,1]]},"abstract":"<jats:p>This article presents a word serial retimed architecture for the SHA-256\/224 algorithm. The architecture is compliant with the dedicated-short range communication for safety message authentications. We elaborate three-operand adder architectures suitable for field programmable gate array implementation. Several transformation techniques at the data-flow-graph level have been used to derive the architecture. Synthesis results show that the architecture has high throughput\/ slice value compared with state-of-the-art SHA-256 implementations. The article also promulgates a comparison between high-level synthesis and RTL design.<\/jats:p>","DOI":"10.4018\/ijertcs.2019010106","type":"journal-article","created":{"date-parts":[[2018,10,23]],"date-time":"2018-10-23T19:06:15Z","timestamp":1540321575000},"page":"98-118","source":"Crossref","is-referenced-by-count":1,"title":["A High-Throughput Architecture for the SHA-256\/224 Compliant With the DSRC Standard"],"prefix":"10.4018","volume":"10","author":[{"given":"Imed Saad","family":"Ben Dhaou","sequence":"first","affiliation":[{"name":"Qassim University, Buraidah, Saudi Arabia & University of Monastir, Tunisia"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Kista, Sweden"}]}],"member":"2432","reference":[{"key":"IJERTCS.2019010106-0","doi-asserted-by":"crossref","unstructured":"Ananyi, K., Alrimeih, H., & Rakhmatov, D. (2009). Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems (pp. 1099-1112).","DOI":"10.1109\/TVLSI.2009.2019415"},{"key":"IJERTCS.2019010106-1","unstructured":"Bai, L., & Li, S. (2009). VLSI implementation of high-speed SHA-256. In IEEE 8th International Conference on ASIC (pp. 131-134)."},{"key":"IJERTCS.2019010106-2","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157400"},{"key":"IJERTCS.2019010106-3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937967"},{"key":"IJERTCS.2019010106-4","unstructured":"Garber, N. J., & Hoel, L. A. (2015). Traffic and highway engineering. CL-Engineering; 5 edition."},{"key":"IJERTCS.2019010106-5","doi-asserted-by":"publisher","DOI":"10.1002\/9780470740637"},{"key":"IJERTCS.2019010106-6","author":"C.Huitema","year":"2015","journal-title":"IPv6: The New Internet Protocol"},{"key":"IJERTCS.2019010106-7","unstructured":"IEEE. (n.d.). IEEE Std 1609.3 Standard for Wireless Access in Vehicular Environments (WAVE) Networking."},{"key":"IJERTCS.2019010106-8","doi-asserted-by":"crossref","unstructured":"Jeong, C., & Kim, Y. (2014). Implementation of efficient SHA-256 hash algorithm for secure vehicle communication. In International SoC Design Conference (ISOCC).","DOI":"10.1109\/ISOCC.2014.7087617"},{"key":"IJERTCS.2019010106-9","first-page":"1324","article-title":"FPGA implementation of fast adder.","author":"H. M.Kamboh","year":"2012","journal-title":"7th International Conference on Computing and Convergence Technology (ICCCT)"},{"key":"IJERTCS.2019010106-10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2132790"},{"key":"IJERTCS.2019010106-11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77535-5_8"},{"key":"IJERTCS.2019010106-12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419871"},{"key":"IJERTCS.2019010106-13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.70"},{"key":"IJERTCS.2019010106-14","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.15"},{"key":"IJERTCS.2019010106-15","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133354"},{"key":"IJERTCS.2019010106-16","doi-asserted-by":"crossref","unstructured":"Michail, H., Kakarountas, A., Milidonis, A., & Goutis, C. (2014). On the development of high-throughput and area-efficient multi-mode cryptographic hash designs in FPGAs. Integration, the VLSI Journal, 387-407.","DOI":"10.1016\/j.vlsi.2014.02.004"},{"key":"IJERTCS.2019010106-17","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133354"},{"key":"IJERTCS.2019010106-18","unstructured":"National Institute of Standards and Technology. (2002, August). Secure Hash Signature Standard (SHS). Federal Information Processing."},{"key":"IJERTCS.2019010106-19","unstructured":"Parhami, B. (2010). Computer Arithmetic (2ed). NY: Oxford University Press."},{"key":"IJERTCS.2019010106-20","unstructured":"Parhi, K. K. (199). VLSI Digital Signal Processing Systems: Design and Implementation. NJ: John Wiley & Sons."},{"key":"IJERTCS.2019010106-21","doi-asserted-by":"publisher","DOI":"10.1109\/NTMS.2009.5384696"},{"key":"IJERTCS.2019010106-22","article-title":"). The Security of Vehicular Ad Hoc Networks.","author":"M.Raya","year":"2005","journal-title":"3rd ACM Workshop on Security"},{"key":"IJERTCS.2019010106-23","doi-asserted-by":"publisher","DOI":"10.1145\/1741866.1741885"},{"key":"IJERTCS.2019010106-24","unstructured":"IEEE Std. (2013, April). IEEE Standard for WAVE-Security Services for Applications and Management."},{"key":"IJERTCS.2019010106-25","unstructured":"Zimmermann, R. (1997). VHDL library of arithmetic units. First Int. Forum on Design Languages (FDL'98."}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=217003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,6]],"date-time":"2022-05-06T06:16:39Z","timestamp":1651817799000},"score":1,"resource":{"primary":{"URL":"http:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/IJERTCS.2019010106"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":26,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.4018\/ijertcs.2019010106","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}