{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T13:05:03Z","timestamp":1776776703289,"version":"3.51.2"},"reference-count":45,"publisher":"IGI Global","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"abstract":"<jats:p>For real-time embedded applications, several factors (time, cost, power) that are moving security considerations from a function-centric perspective into a system architecture (hardware\/software) design issue. The National Institute of Standards and Technology (NIST) adopts Advanced Encryption Standard (AES) as the most widely used encryption algorithm in many security applications. The AES algorithm specifies 10, 12 and 14 rounds offering different levels of security. Although the number of rounds determines the strength of security, the power consumption issue has risen recently, especially in real-time embedded systems. In this article, the authors present real time implementation of the AES encryption on the compactRIO platform for a different number of AES rounds. The target hardware is NI cRIO-9022 embedded real-time controller from National Instruments (NI). The real time encryption processing has been verified successfully. The power consumption and encryption time experimental results are presented graphically for 10, 12 and 14 rounds of processing.<\/jats:p>","DOI":"10.4018\/ijertcs.2019040102","type":"journal-article","created":{"date-parts":[[2019,3,20]],"date-time":"2019-03-20T13:29:02Z","timestamp":1553088542000},"page":"19-36","source":"Crossref","is-referenced-by-count":5,"title":["CompactRIO Based Real Time Implementation of AES Algorithm for Embedded Applications"],"prefix":"10.4018","volume":"10","author":[{"given":"El Adib","family":"Samir","sequence":"first","affiliation":[{"name":"Remote Sensing & Geographic Information System Unit (RS&GIS), University of Abdelmalek Essaadi, National School for Applied Sciences of Tetuan, Tetuan, Morocco"}]},{"given":"Raissouni","family":"Naoufal","sequence":"additional","affiliation":[{"name":"Remote Sensing & Geographic Information System Unit (RS&GIS), University of Abdelmalek Essaadi, National School for Applied Sciences of Tetuan, Tetuan, Morocco"}]}],"member":"2432","reference":[{"key":"IJERTCS.2019040102-0","unstructured":"Abhilash, S., Bharath, K., Toufique, M., Manju, N. (2016). Implementation of AES Technique on Avionics Telemetry Applications. International Journal of Electrical Electronics & Computer Science Engineering, 212-217."},{"key":"IJERTCS.2019040102-1","unstructured":"ANSI (American National Standards Institute). (1998). Triple Data Encryption Algorithm Modes of Operation."},{"key":"IJERTCS.2019040102-2","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126607003873"},{"issue":"8","key":"IJERTCS.2019040102-3","first-page":"3204","article-title":"Implementation of AES algorithm on ARM processor for wireless network.","volume":"2","author":"T.Babu","year":"2013","journal-title":"International Journal of Advanced Research in Computer and Communication Engineering"},{"key":"IJERTCS.2019040102-4","article-title":"Critical voice network security analysis and new approach for securing Voice over IP Communications. In SETIT 2005","author":"C.Bassil","year":"2005","journal-title":"3rd International Conference: Sciences of Electronic, Technologies of Information and Telecommunications"},{"key":"IJERTCS.2019040102-5","doi-asserted-by":"crossref","unstructured":"Bilik, P., Koval, L., & Hajduk, J. (2008). CompactRIO Embedded System in Power Quality Analysis. In Proceedings of the International Multiconference Computer Science and Information Technology (pp. 577-580).","DOI":"10.1109\/IMCSIT.2008.4747301"},{"key":"IJERTCS.2019040102-6","doi-asserted-by":"crossref","unstructured":"Bilski, P., Winiecki, W., & Adamski, T. (2011). Implementation of symmetric cryptography in embedded systems for secure measurement systems. In Instrumentation and Measurement Technology Conference (I2MTC), IEEE, Binjiang, China.","DOI":"10.1109\/IMTC.2011.5944315"},{"key":"IJERTCS.2019040102-7","first-page":"1050","article-title":"A CompactRIO-based Beam Loss Moni-tor for the SNS RF Test Cave.","author":"W.Blokland","year":"2008","journal-title":"Proceedings of EPAC08"},{"key":"IJERTCS.2019040102-8","unstructured":"Bos, H. J., Osvik, D., & Stefan, D. (2009). Fast Implementations of AES on Various Platforms. IACR Cryptology ePrint Archive."},{"key":"IJERTCS.2019040102-9","unstructured":"Daemen, J., & Rijmen, V. (1998). AES Proposal: Rijndael. NIST AES Proposal. Retrieved from http:\/csrc.nist.gov\/encryption\/aes\/rijndael"},{"issue":"2","key":"IJERTCS.2019040102-10","doi-asserted-by":"crossref","first-page":"67","DOI":"10.11591\/ijres.v1.i2.pp67-74","article-title":"AES encryption algorithm hardware implementation: throughput and area comparison of 128, 192 and 256-bits Key.","volume":"1","author":"S.El Adib","year":"2012","journal-title":"International Journal of Reconfigurable and Embedded Systems"},{"key":"IJERTCS.2019040102-11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.09.001"},{"issue":"4","key":"IJERTCS.2019040102-12","first-page":"77","article-title":"Implementation of AES as a Custom.","volume":"3","author":"M.Hasamnis","year":"2012","journal-title":"Advanced Computing: An International Journal"},{"key":"IJERTCS.2019040102-13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.49"},{"issue":"1","key":"IJERTCS.2019040102-14","first-page":"70","article-title":"AES Implementation and Performance Evaluation on 8-bit Microcontrollers.","volume":"6","author":"L.Hyubgun","year":"2009","journal-title":"International Journal of Computer Science and Information Security"},{"key":"IJERTCS.2019040102-15","article-title":"A fully pipelined memoryless 17.8 Gbps AES-128 encryptor.","author":"K. U.Jarvinen","year":"2003","journal-title":"International Symposium on Field-Programmable Gate Arrays"},{"key":"IJERTCS.2019040102-16","first-page":"223","volume":"Vol. 469","author":"M.Jayakumar","year":"2018","journal-title":"FPGA-Masked S-Box Implementation for AES Engine.In VLSI Design: Circuits, Systems and Applications"},{"key":"IJERTCS.2019040102-17","doi-asserted-by":"publisher","DOI":"10.4018\/IJERTCS.2014100102"},{"key":"IJERTCS.2019040102-18","unstructured":"Kubilay, A., Luca, B., & Marco, M. (2004). Efficient AES implementations for ARM based platforms. In SAC '04 Proceedings of the 2004 ACM symposium on Applied computing (pp. 841-845)."},{"key":"IJERTCS.2019040102-19","doi-asserted-by":"crossref","unstructured":"Kumar, P., & Shashi, B. R. (2016). Development of modified AES algorithm for data security. Optik - International Journal for Light and Electron Optics, 127(4), 2341-2345.","DOI":"10.1016\/j.ijleo.2015.11.188"},{"key":"IJERTCS.2019040102-20","first-page":"1","article-title":"A compact AES encryption core on Xilinx FPGA.","author":"D. S.Kundi","year":"2009","journal-title":"2nd International Conference on Computer, Control and Communication"},{"key":"IJERTCS.2019040102-21","doi-asserted-by":"crossref","DOI":"10.1109\/APASIC.2002.1031538","article-title":"A high-throughput low-cost AES cipher chip.","author":"T. F.Lin","year":"2002","journal-title":"IEEE Asia-Pacific Conference on ASIC"},{"key":"IJERTCS.2019040102-22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1190589"},{"issue":"9-10","key":"IJERTCS.2019040102-23","first-page":"265","article-title":"Hardware Implementation of AES Algorithm.","volume":"56","author":"M.Marko","year":"2005","journal-title":"Journal of Electrical Engineering"},{"key":"IJERTCS.2019040102-24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010996"},{"key":"IJERTCS.2019040102-25","doi-asserted-by":"publisher","DOI":"10.1023\/A:1023252403567"},{"key":"IJERTCS.2019040102-26","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.12.002"},{"key":"IJERTCS.2019040102-27","first-page":"103","article-title":"AES Embedded Hardware Implementation. In","author":"O.Mourad","year":"2007","journal-title":"Second NASA\/ESA Conference on"},{"key":"IJERTCS.2019040102-28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.125"},{"key":"IJERTCS.2019040102-29","unstructured":"National Institute of Standards and Technology (NIST). (2001). Advanced Encryption Standard (AES) Federal information processing. Standards Publications 197 (FIPS197)."},{"key":"IJERTCS.2019040102-30","unstructured":"National Institute of Standards and Technology (U.S.). (1999). Data Encryption Standard (DES). FIPS Publication 46-3. Retrieved from http:\/\/csrc.nist.gov\/publications\/fips\/fips46-3\/fips46-3.pdf"},{"key":"IJERTCS.2019040102-31","unstructured":"National Instruments LabVIEW Real time Web portal. LabVIEW Real time for measurement and control. Retrieved from http:\/\/www.ni.com\/realtime"},{"key":"IJERTCS.2019040102-32","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-7329-8_24"},{"key":"IJERTCS.2019040102-33","article-title":"Linux framework for general operations offloading on FPGACPU hybrid architectures.","author":"R.Nicolae","year":"2014","journal-title":"7th International Conference on Security for Information Technology and Communications (SECITC\u201914)"},{"key":"IJERTCS.2019040102-34","doi-asserted-by":"crossref","unstructured":"Osvik, D., Bos, J., Stefan, D., & Canright, D. (2010). Fast Software AES Encryption. FSE'10 Proceedings of 17th International Conference on Fast Software Encryption (pp. 75-93).","DOI":"10.1007\/978-3-642-13858-4_5"},{"key":"IJERTCS.2019040102-35","unstructured":"Rijmen, V. (n.d.). Efficient Implementation of the Rijndael S-box. Retrieved from http:\/\/www.esat.kuleuven.ac.be\/\u02dcrijmen\/rijndael\/sbox.pdf"},{"issue":"4","key":"IJERTCS.2019040102-36","first-page":"406","article-title":"A low cost implementation of modified advanced encryption standard algorithm using 8085A Microprocessor.","volume":"8","author":"M.Salim","year":"2013","journal-title":"Journal of Engineering Science and Technology"},{"key":"IJERTCS.2019040102-37","first-page":"176","article-title":"IT security project: Implementation of the advanced encryption standard (AES) on a smart card.","author":"K.Schramm","year":"2004","journal-title":"Proceedings of International Conference on Information Technology: Coding and Computing"},{"key":"IJERTCS.2019040102-38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1146712"},{"key":"IJERTCS.2019040102-39","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.07.005"},{"key":"IJERTCS.2019040102-40","doi-asserted-by":"publisher","DOI":"10.1109\/2.7053"},{"key":"IJERTCS.2019040102-41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808300"},{"key":"IJERTCS.2019040102-42","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2016.2630660"},{"key":"IJERTCS.2019040102-43","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2014.10.002"},{"key":"IJERTCS.2019040102-44","unstructured":"Wolkerstorfer, J., Oswald, E., & Lamberger, M. (2002). An ASIC Implementation of the AES SBoxes, In The Cryptographer\u2019s Track at the RSA Conference, San Jose, CA."}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=225486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,6]],"date-time":"2022-05-06T08:29:20Z","timestamp":1651825760000},"score":1,"resource":{"primary":{"URL":"http:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/IJERTCS.2019040102"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":45,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.4018\/ijertcs.2019040102","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4]]}}}