{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:00:23Z","timestamp":1781107223337,"version":"3.54.1"},"reference-count":32,"publisher":"IGI Global Scientific Publishing","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10,1]]},"abstract":"<p>This paper presents efficient low-power compact hardware designs for common image processing functions including the median filter, smoothing filter, motion blurring, emboss filter, sharpening, Sobel, Roberts, and Canny edge detection. The designs were described in Verilog HDL. Xilinx ISE design suite was used for code simulation, synthesis, implementation, and chip programming. The designs were all evaluated in terms of speed, area (number of LUTs and registers), and power consumption. Post placement and routing (Post-PAR) results show that they need very small area and consume very little power while achieving good frame per second rate even for HDTV high resolution frames. This makes them suitable for real-time applications with stringent area and power budgets.<\/p>","DOI":"10.4018\/ijitwe.2014100103","type":"journal-article","created":{"date-parts":[[2015,2,26]],"date-time":"2015-02-26T12:42:44Z","timestamp":1424954564000},"page":"24-39","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Low-Power Compact Hardware Units for Real-Time Image Processing"],"prefix":"10.4018","volume":"9","author":[{"given":"Khaldoon M.","family":"Mhaidat","sequence":"first","affiliation":[{"name":"Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad I.","family":"Alali","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Inad A.","family":"Aljarrah","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"ijitwe.2014100103-0","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-012-0283-4"},{"key":"ijitwe.2014100103-1","doi-asserted-by":"crossref","unstructured":"Al-Khaleel, O., Al-Khaleel, M., Al-QudahJ, Z., Papachristou, C. A., Mhaidat, K., & Wolff, F. (2011). Fast binary\/decimal adder\/subtractor with a novel correction-free BCD addition. The 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE.","DOI":"10.1109\/ICECS.2011.6122311"},{"key":"ijitwe.2014100103-2","unstructured":"Al-Khaleel, O., Idris, A., Mhaidat, K., & Aljarrah, I. (2013). FPGA-Based Features Extraction Unit for Arabic Characters. The 4th International Conference on Information and Communication Systems. Irbid, Jordan."},{"key":"ijitwe.2014100103-3","doi-asserted-by":"crossref","unstructured":"Al-Khaleel, O., Tulic, N., & Mhaidat, K. (2012). FPGA implementation of binary coded decimal digit adders and multipliers. The 8th International Symposium on Mechatronics and its Applications (ISMA). IEEE.","DOI":"10.1109\/ISMA.2012.6215199"},{"key":"ijitwe.2014100103-4","doi-asserted-by":"publisher","DOI":"10.1109\/AEECT.2013.6716446"},{"key":"ijitwe.2014100103-5","doi-asserted-by":"crossref","unstructured":"Aljarrah, I., Al-Khaleel, O., Mhaidat, K., Alrefai, M., Alzu\u2019bi, A., & Rabab\u2019ah, M. (2012). Automated system for Arabic optical character recognition. The 3rd International Conference on Information and Communication Systems (pp. 5:1-5:6). New York, NY: ACM.","DOI":"10.1145\/2222444.2222449"},{"key":"ijitwe.2014100103-6","author":"G.Baxes","year":"1994","journal-title":"Digital Image Processing: Principles & Applications"},{"key":"ijitwe.2014100103-7","unstructured":"Beautiful Lily Flowers. (2014). Retrieved March 5, 2014, from Flower Pictures: http:\/\/flowerpics.net\/lily\/beautiful-lily-flowers.html"},{"key":"ijitwe.2014100103-8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.144"},{"key":"ijitwe.2014100103-9","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-012-0267-4"},{"key":"ijitwe.2014100103-10","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-012-0321-2"},{"key":"ijitwe.2014100103-11","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.1986.4767851"},{"key":"ijitwe.2014100103-12","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-014-0401-6"},{"key":"ijitwe.2014100103-13","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.1998.743809"},{"key":"ijitwe.2014100103-14","doi-asserted-by":"crossref","unstructured":"da Silva, B., Braeken, A., D'Hollander, E., Touhafi, A., Cornelis, J., & Lemeire, J. (2013). Comparing and combining GPU and FPGA accelerators in an image processing context. the 23rd International Conference on Field Programmable Logic and Applications (FPL). IEEE.","DOI":"10.1109\/FPL.2013.6645552"},{"key":"ijitwe.2014100103-15","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-012-0274-5"},{"key":"ijitwe.2014100103-16","author":"R. C.Gonzalez","year":"2007","journal-title":"Digital Image Processing"},{"key":"ijitwe.2014100103-17","doi-asserted-by":"publisher","DOI":"10.1109\/TBC.2006.884735"},{"key":"ijitwe.2014100103-18","unstructured":"Johnston, C. T., Gribbon, K. T., & Bailey, D. G. (2004). Implementing image processing algorithms on FPGAs. the 11th Electronics New Zealand Conference, ENZCon\u201904."},{"key":"ijitwe.2014100103-19","unstructured":"Mhaidat, K., Altahat, M., & Al-Khaleel, O. (2013). High-Throughput Hardware Implementation of Threefish Block Cipher on FPGA. The 4th International Conference on Information & Communication Systems (iCICS). Iribd, Jordan."},{"key":"ijitwe.2014100103-20","unstructured":"Nelson, A. E. (2000). Implementation of image processing algorithms on FPGA hardware. Master's Thesis, Vanderbilt University."},{"key":"ijitwe.2014100103-21","author":"M. S.Nixon","year":"2012","journal-title":"Feature Extraction & Image Processing for Computer Vision"},{"key":"ijitwe.2014100103-22","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-014-0418-x"},{"key":"ijitwe.2014100103-23","doi-asserted-by":"crossref","unstructured":"Raut, N. P., & Gokhale, A. (2013). FPGA Implementation for Image Processing Algorithms Using Xilinx System Generator. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), 2(4), 26-36.","DOI":"10.9790\/4200-0242636"},{"key":"ijitwe.2014100103-24","unstructured":"Roberts, L. G. (1963). Machine Perception of Three-Dimensional Solids. Ph.D. Thesis, MIT."},{"key":"ijitwe.2014100103-25","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-014-0403-4"},{"issue":"8","key":"ijitwe.2014100103-26","first-page":"236","article-title":"Optimized Median Filter Implementation on FPGA including Soft Processor.","volume":"2","author":"S.Tavse","year":"2012","journal-title":"International Journal of Emerging Technology and Advanced Engineering"},{"key":"ijitwe.2014100103-27","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-012-0288-z"},{"key":"ijitwe.2014100103-28","article-title":"An FPGA-based implementation for median filter meeting the real-time requierements of automated visual inspection systems.","author":"M. A.Vega-Rodr\u00edguez","year":"2002","journal-title":"10th Mediterranean Conference on Control and Automation - MED2002."},{"key":"ijitwe.2014100103-29","unstructured":"Xilinx. (2010). Spartan-6 FPGA Configurable Logic Block. Retrieved May 4, 2013, from http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug384.pdf"},{"key":"ijitwe.2014100103-30","unstructured":"Xilinx. (2013). Vivado Design Suite User Guide: Model-Based DSP Design using System Generator. Retrieved from http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2013_4\/ug897-vivado-sysgen-user.pdf"},{"key":"ijitwe.2014100103-31","unstructured":"Xilinx. (2014). Virtex UltraScale. Retrieved from http:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-ultrascale\/index.htm"}],"container-title":["International Journal of Information Technology and Web Engineering"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=124027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T23:07:55Z","timestamp":1654124875000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/ijitwe.2014100103"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2014,10,1]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,10]]}},"URL":"https:\/\/doi.org\/10.4018\/ijitwe.2014100103","relation":{},"ISSN":["1554-1045","1554-1053"],"issn-type":[{"value":"1554-1045","type":"print"},{"value":"1554-1053","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,10,1]]}}}