{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:32:16Z","timestamp":1781109136905,"version":"3.54.1"},"reference-count":16,"publisher":"IGI Global Scientific Publishing","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1,1]]},"abstract":"<p>An off-line reconfiguration method is proposed for pipelined ADCs to improve their fabrication yield. Some nonlinearities generated by op amps in pipelined ADC stages depend on their bandwidth, while their equivalent input-referred errors depend on the stage position. From these premises, the method is conceived as a two steps process. During the first step, an alternate-test based technique determines the best stage, from the bandwidth point of view, as the front-end stage. In the second step, analog residue path interconnections and a stage scaling are configured according to the results from the first step. This method has been verified for a 10-bits ADC, designed in a 65 nm CMOS technology, by means of Monte Carlo simulations, with promising results.<\/p>","DOI":"10.4018\/ijmtie.2012010101","type":"journal-article","created":{"date-parts":[[2012,11,12]],"date-time":"2012-11-12T15:50:29Z","timestamp":1352735429000},"page":"1-16","source":"Crossref","is-referenced-by-count":0,"title":["A Reconfiguration Method to Improve the Yield of Bandwidth-Limited Pipelined ADCs"],"prefix":"10.4018","volume":"2","author":[{"given":"David","family":"Camarero","sequence":"first","affiliation":[{"name":"University of Balearic Islands, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manal","family":"Lagziri","sequence":"additional","affiliation":[{"name":"University of Balearic Islands, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kay","family":"Suenaga","sequence":"additional","affiliation":[{"name":"University of Balearic Islands, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rodrigo","family":"Picos","sequence":"additional","affiliation":[{"name":"University of Balearic Islands, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eugeni","family":"Garcia-Moreno","sequence":"additional","affiliation":[{"name":"University of Balearic Islands, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"ijmtie.2012010101-0","unstructured":"Anderson, M., Norling, K., Dreyfert, A., & Yuan, J. (2005). A reconfigurable pipelined ADC in 0.18 m CMOS. In Proceedings of the Symposium on Very Large System Integration Circuits: Digest of Technical Papers (pp. 326-329)."},{"key":"ijmtie.2012010101-1","doi-asserted-by":"publisher","DOI":"10.1109\/43.644035"},{"key":"ijmtie.2012010101-2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.839532"},{"key":"ijmtie.2012010101-3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845972"},{"key":"ijmtie.2012010101-4","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-008-5095-x"},{"key":"ijmtie.2012010101-5","doi-asserted-by":"publisher","DOI":"10.1109\/82.168943"},{"key":"ijmtie.2012010101-6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052843"},{"key":"ijmtie.2012010101-7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.804498"},{"key":"ijmtie.2012010101-8","doi-asserted-by":"crossref","unstructured":"Murmann, B. (2008). A\/D converter trends: Power dissipation, scaling and digitally assisted architectures. In Proceedings of the IEEE Custom Integrated Circuits Conference (pp. 105-112).","DOI":"10.1109\/CICC.2008.4672032"},{"key":"ijmtie.2012010101-9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891701"},{"key":"ijmtie.2012010101-10","author":"B.Razavi","year":"2001","journal-title":"Design of analog CMOS integrated circuits"},{"key":"ijmtie.2012010101-11","doi-asserted-by":"publisher","DOI":"10.1109\/4.50316"},{"key":"ijmtie.2012010101-12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"ijmtie.2012010101-13","doi-asserted-by":"publisher","DOI":"10.1002\/cta.511"},{"key":"ijmtie.2012010101-14","doi-asserted-by":"crossref","unstructured":"Srinivasan, G., Goyal, S., & Chatterjee, A. (2004). Reconfiguration for enhanced alternate test (realtest) of analog circuits. In Proceedings of the 13th Asian Test Symposium (pp. 302-307).","DOI":"10.1109\/ATS.2004.73"},{"key":"ijmtie.2012010101-15","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2031381"}],"container-title":["International Journal of Measurement Technologies and Instrumentation Engineering"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=72698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T17:19:18Z","timestamp":1654103958000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/ijmtie.2012010101"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2012,1,1]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"URL":"https:\/\/doi.org\/10.4018\/ijmtie.2012010101","relation":{},"ISSN":["2156-1737","2156-1729"],"issn-type":[{"value":"2156-1737","type":"print"},{"value":"2156-1729","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1,1]]}}}