{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T14:31:51Z","timestamp":1781101911193,"version":"3.54.1"},"reference-count":32,"publisher":"IGI Global Scientific Publishing","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"abstract":"<jats:p>Advanced Encryption Standard is one of the most popular symmetric key encryption algorithms to many works, which have employed to implement modified AES. In this paper, the modification that has been proposed on AES algorithm that has been developed to decrease its time complexity on bulky data and increased security will be included using the image as input data. The modification proposed itself including alteration in the mix column and shift rows transformation of AES encryption algorithm, embedding confusion-diffusion. This work has been implemented on the most recent Xilinx Spartan FPGA.<\/jats:p>","DOI":"10.4018\/ijoci.2017100105","type":"journal-article","created":{"date-parts":[[2017,9,12]],"date-time":"2017-09-12T20:54:04Z","timestamp":1505249644000},"page":"83-93","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid Approach of Modified AES"],"prefix":"10.4018","volume":"7","author":[{"given":"Filali Mohamed","family":"Amine","sequence":"first","affiliation":[{"name":"Djellali Liabes University, Sidi Bel-Abbes, Algeria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gafour","family":"Abdelkader","sequence":"additional","affiliation":[{"name":"Djellali Liabes University, Sidi Bel-Abbes, Algeria"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"IJOCI.2017100105-0","doi-asserted-by":"crossref","unstructured":"Anwar, H., Daneshtalab, M., Ebrahimi, M., Plosila, J., & Tenhunen, H. (2013, December). FPGA implementation of AES-based crypto processor. In Proceedings of the 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS) (pp. 369-372). IEEE.","DOI":"10.1109\/ICECS.2013.6815431"},{"key":"IJOCI.2017100105-1","article-title":"A robust and efficient bilinear pairing based mutual authentication and session key verification over insecure communication.","author":"V.Chang","year":"2017","journal-title":"Multimedia Tools and Applications"},{"key":"IJOCI.2017100105-2","article-title":"A light weight authentication protocol for IoT-enabled devices in distributed Cloud Computing environment.","author":"V.Chang","year":"2016","journal-title":"Future Generation Computer Systems"},{"key":"IJOCI.2017100105-3","first-page":"302","article-title":"Philosophising data: a critical reflection on the \u2018hidden' issues","author":"V.Chang","year":"2016","journal-title":"Big Data: Concepts, Methodologies, Tools, And Applications"},{"key":"IJOCI.2017100105-4","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2015.09.031"},{"key":"IJOCI.2017100105-5","doi-asserted-by":"crossref","unstructured":"Chang, V., & Ramachandran, M. (2014, January). A proposed case for the cloud software engineering in security. In Proceedings of the International Workshop on Emerging Software as a Service and Analytics, ESaaSA 2014-In Conjunction with CLOSER 2014 (pp. 71-79).","DOI":"10.5220\/0004985600710079"},{"key":"IJOCI.2017100105-6","unstructured":"Daemen, J., & Rijmen, V. (2001, November). Advanced Encryption Standard. National Institute for Standards and Technology (NIST). Retrieved from http:\/\/csrc.nist.gov\/publictions\/fips\/fips-197"},{"key":"IJOCI.2017100105-7","doi-asserted-by":"publisher","DOI":"10.1109\/rivf.2012.6169845"},{"key":"IJOCI.2017100105-8","unstructured":"Hodjat, A., & Verbauwhede, I. (2004, April). A 21.54 Gbits\/s fully pipelined AES processor on FPGA. In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines FCCM \u201904 (pp. 308-309). IEEE."},{"key":"IJOCI.2017100105-9","doi-asserted-by":"crossref","unstructured":"Huang, C. W., Chang, C. J., Lin, M. Y., & Tai, H. Y. (2007, October). Compact FPGA implementation of 32-bits AES algorithm using Block RAM. In Proceedings of the TENCON 2007 IEEE Region 10 Conference (pp. 1-4). IEEE.","DOI":"10.1109\/TENCON.2007.4429126"},{"key":"IJOCI.2017100105-10","unstructured":"Ichikawa, T., Kasuya, T., & Matsui, M. (2000, April). Hardware Evaluation of the AES Finalists. In Proceedings of the AES candidate conference (pp. 279-285)."},{"key":"IJOCI.2017100105-11","doi-asserted-by":"crossref","unstructured":"J\u00e4rvinen, K. U., Tommiska, M. T., & Skytt\u00e4, J. O. (2003, February). A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. In Proceedings of the 2003 ACM\/SIGDA eleventh international symposium on Field programmable gate arrays (pp. 207-215). ACM.","DOI":"10.1145\/611817.611848"},{"issue":"3","key":"IJOCI.2017100105-12","first-page":"186","article-title":"Fpga implementation of efficient hardware for the Advanced Encryption Standard.","volume":"2","author":"A.Kaur","year":"2013","journal-title":"International Journal of Innovative Technology and Exploring Engineering"},{"key":"IJOCI.2017100105-13","unstructured":"Koradia, V. (n. d.). Modification in Advanced Encryption Standard. Journal of Information, Knowledge and Research in Computer Engineering, 2(2), 358."},{"key":"IJOCI.2017100105-14","doi-asserted-by":"crossref","unstructured":"Mohammad, O. K. J., Abbas, S., El-Horbaty, E. S. M., & Salem, A. B. M. (2015). Innovative method for enhancing key generation and management in the aes-algorithm. arXiv:1504.03406","DOI":"10.5815\/ijcnis.2015.04.02"},{"key":"IJOCI.2017100105-15","unstructured":"National Institute of Standards and Technology (U.S.). (n. d.). Advanced Encryption Standard. Retrieved from http:\/\/csrc.nist.gov\/publication\/drafts\/dfips-AES.pdf"},{"key":"IJOCI.2017100105-16","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e89-d.3.1139"},{"key":"IJOCI.2017100105-17","doi-asserted-by":"publisher","DOI":"10.1109\/IEEC.2009.120"},{"key":"IJOCI.2017100105-18","doi-asserted-by":"publisher","DOI":"10.1002\/sec.651"},{"key":"IJOCI.2017100105-19","doi-asserted-by":"publisher","DOI":"10.1002\/sec.651"},{"key":"IJOCI.2017100105-20","doi-asserted-by":"publisher","DOI":"10.5815\/ijcnis.2013.01.05"},{"key":"IJOCI.2017100105-21","doi-asserted-by":"crossref","unstructured":"Saggese, G. P., Mazzeo, A., Mazzocca, N., & Strollo, A. G. (2003, September). An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm. In FPL (pp. 292-302).","DOI":"10.1007\/978-3-540-45234-8_29"},{"key":"IJOCI.2017100105-22","doi-asserted-by":"crossref","unstructured":"Saggese, G. P., Mazzeo, A., Mazzocca, N., & Strollo, A. G. (2003, September). An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm. In FPL (pp. 292-302).","DOI":"10.1007\/978-3-540-45234-8_29"},{"key":"IJOCI.2017100105-23","doi-asserted-by":"publisher","DOI":"10.1109\/ENC.2003.1232885"},{"key":"IJOCI.2017100105-24","unstructured":"Shtewi, A. A., Hasan, B. E. M., & Hegazy, A. E. F. A. (2010, February). An Efficient MAES Adapted for Image Cryptosystems. International Journal of Computer science andNetwork Security, 10(2)."},{"key":"IJOCI.2017100105-25","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.04.006"},{"key":"IJOCI.2017100105-26","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.04.006"},{"key":"IJOCI.2017100105-27","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.12.001"},{"key":"IJOCI.2017100105-28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808300"},{"key":"IJOCI.2017100105-29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2234891"},{"key":"IJOCI.2017100105-30","article-title":"ABE with improved auxiliary input for big data security. Journal of Computer and System Sciences.","author":"Z.Wang","year":"2016"},{"key":"IJOCI.2017100105-31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.215"}],"container-title":["International Journal of Organizational and Collective Intelligence"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=189177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T14:27:34Z","timestamp":1750861654000},"score":1,"resource":{"primary":{"URL":"http:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/IJOCI.2017100105"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":32,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.4018\/ijoci.2017100105","relation":{},"ISSN":["1947-9344","1947-9352"],"issn-type":[{"value":"1947-9344","type":"print"},{"value":"1947-9352","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}