{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,3]],"date-time":"2023-09-03T07:20:54Z","timestamp":1693725654637},"reference-count":228,"publisher":"IGI Global","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4,1]]},"abstract":"<p>This article describes how there exist various vulnerabilities in computing hardware that adversaries can exploit to mount attacks against the users of such hardware. Microarchitectural attacks, the result of these vulnerabilities, take advantage of microarchitectural performance of processor implementations, revealing hidden computing process. Leveraging microarchitectural resources, adversaries can potentially launch timing-based side-channel attacks in order to leak information via timing. In view of these security threats against computing hardware, the authors analyse current attacks that take advantage of microarchitectural elements in shared computing hardware. This analysis focuses only on timing-based side-channel attacks against the components of modern PC platforms - with references being made also to other platforms when relevant - as opposed to any other variations of side-channel attacks which have a broad application range. To this end, the authors analyse timing attacks performed against processor and cache components, again with references to other components when appropriate.<\/p>","DOI":"10.4018\/ijoci.2018040103","type":"journal-article","created":{"date-parts":[[2018,4,24]],"date-time":"2018-04-24T09:04:39Z","timestamp":1524560679000},"page":"32-59","source":"Crossref","is-referenced-by-count":5,"title":["Are Timing-Based Side-Channel Attacks Feasible in Shared, Modern Computing Hardware?"],"prefix":"10.4018","volume":"8","author":[{"given":"Reza","family":"Montasari","sequence":"first","affiliation":[{"name":"School of Computing and Digital Technology, Birmingham City University, Birmingham, UK"}]},{"given":"Amin","family":"Hosseinian-Far","sequence":"additional","affiliation":[{"name":"Department of Business Systems and Operations, The University of Northampton, Northampton, UK"}]},{"given":"Richard","family":"Hill","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of Huddersfield, Huddersfield, UK"}]},{"given":"Farshad","family":"Montaseri","sequence":"additional","affiliation":[{"name":"Independent Researcher, Iran"}]},{"given":"Mak","family":"Sharma","sequence":"additional","affiliation":[{"name":"School of Computing and Digital Technology, Birmingham City University, Birmingham, UK"}]},{"given":"Shahid","family":"Shabbir","sequence":"additional","affiliation":[{"name":"School of Computing and Digital Technology, Birmingham City University, Birmingham, UK"}]}],"member":"2432","reference":[{"key":"IJOCI.2018040103-0","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.33"},{"key":"IJOCI.2018040103-1","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/1314466.1314469","article-title":"Yet Another Microarchitectural Attack: Exploiting I-Cache","author":"O.Acii\u00e7mez","year":"2007","journal-title":"Proceedings of the ACM Workshop on Computer Security Architecture"},{"key":"IJOCI.2018040103-2","first-page":"110","article-title":"New Results on Instruction Cache Attacks.","author":"O.Acii\u00e7mez","year":"2010","journal-title":"Proceedings of 12th International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"IJOCI.2018040103-3","article-title":"Trace-Driven Cache Attacks on AES (Short Paper)","volume":"Vol. 4307)","author":"O.Ac\u0131i\u00e7mez","year":"2006","journal-title":"Information and Communications Security. ICICS 2006"},{"key":"IJOCI.2018040103-4","doi-asserted-by":"crossref","unstructured":"Acii\u00e7mez, O., Ko\u00e7, \u00c7. K., & Seifert, J. P. (2007). Predicting Secret Keys Via Branch Prediction. In Proceedings of the 7th Cryptographers' Track at the RSA Conference on Topics in Cryptology (pp. 225-242).","DOI":"10.1007\/11967668_15"},{"key":"IJOCI.2018040103-5","doi-asserted-by":"publisher","DOI":"10.1145\/1102120.1102140"},{"key":"IJOCI.2018040103-6","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2007.16"},{"issue":"5","key":"IJOCI.2018040103-7","first-page":"877","article-title":"A Comparative Survey on Symmetric Key Encryption Techniques.","volume":"4","author":"M.Agrawal","year":"2012","journal-title":"International Journal on Computer Science and Engineering"},{"key":"IJOCI.2018040103-8","author":"K.Ahsan","year":"2002","journal-title":"Covert Channel Analysis and Data Hiding in TCP\/IP"},{"key":"IJOCI.2018040103-9","doi-asserted-by":"crossref","first-page":"422","DOI":"10.1145\/2991079.2991084","article-title":"Amplifying Side Channels through Performance Degradation.","author":"T.Allan","year":"2016","journal-title":"Proceedings of the 32nd ACM Annual Conference on Computer Security Applications"},{"key":"IJOCI.2018040103-10","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.44"},{"key":"IJOCI.2018040103-11","unstructured":"Apecechea, G. I., Inci, M. S., Eisenbarth, T., & Sunar, B. (2014). Fine Grain Cross-VM Attacks on Xen and VMware Are Possible! IACR Cryptology."},{"key":"IJOCI.2018040103-12","doi-asserted-by":"publisher","DOI":"10.1145\/2420950.2420957"},{"key":"IJOCI.2018040103-13","first-page":"433","article-title":"Oxymoron: Making Fine-Grained Memory Randomization Practical by Allowing Code Sharing.","author":"M.Backes","year":"2014","journal-title":"USENIX Security Symposium"},{"key":"IJOCI.2018040103-14","doi-asserted-by":"publisher","DOI":"10.1145\/2245276.2232005"},{"key":"IJOCI.2018040103-15","doi-asserted-by":"publisher","DOI":"10.1145\/1854099.1854126"},{"key":"IJOCI.2018040103-16","first-page":"164","article-title":"Xen And the Art of Virtualization.","author":"P.Barham","year":"2003","journal-title":"Proceedings of the 19th ACM Symposium on Operating Systems Principles"},{"key":"IJOCI.2018040103-17","doi-asserted-by":"publisher","DOI":"10.1145\/2381913.2381915"},{"key":"IJOCI.2018040103-18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36095-4_1"},{"key":"IJOCI.2018040103-19","first-page":"296","article-title":"Message-Locked Encryption and Secure Deduplication.","author":"M.Bellare","year":"2013","journal-title":"Annual International Conference on the Theory and Applications of Cryptographic Techniques"},{"key":"IJOCI.2018040103-20","doi-asserted-by":"crossref","unstructured":"Benger, N., Van de Pol, J., Smart, N. P., & Yarom, Y. (2014). Ooh Aah... Just a Little Bit\u201d: A Small Amount of Side Channel Can Go a Long Way. In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 75-92). Springer.","DOI":"10.1007\/978-3-662-44709-3_5"},{"key":"IJOCI.2018040103-21","unstructured":"Bernstein, D. (2005). Cache-timing attacks on AES. Retrieved 23rd May 2017 from https:\/\/cr.yp.to\/antiforgery\/cachetiming-20050414.pdf"},{"key":"IJOCI.2018040103-22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243952"},{"key":"IJOCI.2018040103-23","unstructured":"Bhatkar, S., DuVarney, D. C., & Sekar, R. (2003). Address Obfuscation: An Efficient Approach to Combat a Broad Range of Memory Error Exploits. USENIX Security Symposium, 12(2), 291-301)."},{"key":"IJOCI.2018040103-24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_13"},{"key":"IJOCI.2018040103-25","doi-asserted-by":"publisher","DOI":"10.1145\/3023872"},{"key":"IJOCI.2018040103-26","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-012-9697-z"},{"key":"IJOCI.2018040103-27","first-page":"201","article-title":"Cache-Collision Timing Attacks against AES.","author":"J.Bonneau","year":"2006","journal-title":"International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"IJOCI.2018040103-28","unstructured":"Braun, B. A., Jana, S., & Boneh, D. (2015). Robust and Efficient Elimination of Cache and Timing Side Channels. arXiv preprint arXiv:1506.00189."},{"key":"IJOCI.2018040103-29","unstructured":"Brickell, E., Graunke, G., Neve, M., & Seifert, J. P. (2006). Software Mitigations to Hedge AES against Cache-Based Software Side Channel Vulnerabilities.IACR Cryptology."},{"key":"IJOCI.2018040103-30","first-page":"355","article-title":"Remote Timing Attacks Are Still Practical.","author":"B.Brumley","year":"2011","journal-title":"European Symposium on Research in Computer Security"},{"key":"IJOCI.2018040103-31","first-page":"667","article-title":"Cache-Timing Template Attacks.","author":"B. B.Brumley","year":"2009","journal-title":"15th International Conference on the Theory and Application of Cryptology and Information Security"},{"key":"IJOCI.2018040103-32","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2005.01.010"},{"key":"IJOCI.2018040103-33","first-page":"9","article-title":"TouchLogger: Inferring Keystrokes on Touch Screen from Smartphone Motion.","volume":"11","author":"L.Cai","year":"2011","journal-title":"HotSec"},{"key":"IJOCI.2018040103-34","unstructured":"Cai-Sen, C., Tao, W., Xiao-Cen, C., & Ping, Z. (2011). An Improved Trace Driven Instruction Cache Timing Attack on RSA.IACR Cryptology."},{"key":"IJOCI.2018040103-35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.39"},{"key":"IJOCI.2018040103-36","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951801"},{"key":"IJOCI.2018040103-37","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"IJOCI.2018040103-38","doi-asserted-by":"publisher","DOI":"10.1109\/ICDM.2012.104"},{"key":"IJOCI.2018040103-39","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2012.07.020"},{"key":"IJOCI.2018040103-40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.42"},{"key":"IJOCI.2018040103-41","first-page":"65","article-title":"Dynamic Data Dependence Tracking And Its Application To Branch Prediction.","author":"L.Chen","year":"2003","journal-title":"Proceedings of The 9th IEEE International Symposium on High-Performance Computer Architecture"},{"key":"IJOCI.2018040103-42","first-page":"1037","article-title":"Peeking into Your App without Actually Seeing It: UI State Inference and Novel Android Attacks","author":"Q. A.Chen","year":"2014","journal-title":"USENIX Security Symposium"},{"key":"IJOCI.2018040103-43","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.20"},{"key":"IJOCI.2018040103-44","author":"A.Clements","year":"2006","journal-title":"Principles of Computer Hardware"},{"key":"IJOCI.2018040103-45","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2009.19"},{"key":"IJOCI.2018040103-46","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23264"},{"key":"IJOCI.2018040103-47","author":"J.Daemen","year":"2013","journal-title":"The design of Rijndael: AES-the advanced encryption standard"},{"key":"IJOCI.2018040103-48","author":"G.Danezis","year":"2007","journal-title":"Introducing Traffic Analysis"},{"key":"IJOCI.2018040103-49","doi-asserted-by":"crossref","unstructured":"Davi, L., Liebchen, C., Sadeghi, A. R., Snow, K. Z., & Monrose, F. (2015). Isomeron: Code Randomization Resilient to (Just-In-Time) Return-Oriented Programming.","DOI":"10.14722\/ndss.2015.23262"},{"key":"IJOCI.2018040103-50","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"IJOCI.2018040103-51","doi-asserted-by":"publisher","DOI":"10.1145\/2756550"},{"key":"IJOCI.2018040103-52","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1985.1057074"},{"key":"IJOCI.2018040103-53","doi-asserted-by":"crossref","unstructured":"Elson, J., Girod, L. & Estrin, D. (2002). Fine-Grained Network Time Synchronization Using Reference Broadcasts. ACM SIGOPS Operating Systems Review, 36, 147-163.","DOI":"10.1145\/844128.844143"},{"key":"IJOCI.2018040103-54","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"IJOCI.2018040103-55","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPS.2016.7479068"},{"key":"IJOCI.2018040103-56","doi-asserted-by":"publisher","DOI":"10.1145\/1646353.1646371"},{"key":"IJOCI.2018040103-57","unstructured":"Fog, A. (2017). The microarchitecture of Intel, AMD and VIA CPUs\/An optimization guide for assembly programmers and compiler makers."},{"key":"IJOCI.2018040103-58","first-page":"678","article-title":"Timing Attacks on Pin Input Devices.","author":"D.Foo Kune","year":"2010","journal-title":"Proceedings of the 17th ACM Conference on Computer and Communications Security"},{"key":"IJOCI.2018040103-59","doi-asserted-by":"crossref","unstructured":"Gandolfi, K., Mourtel, C., & Olivier, F. (2001). Electromagnetic Analysis: Concrete results. In Cryptographic Hardware and Embedded Systems (pp. 251-261). Springer Berlin\/Heidelberg.","DOI":"10.1007\/3-540-44709-1_21"},{"key":"IJOCI.2018040103-60","unstructured":"Garcia, C.P. & Brumley, B.B. (2016). Constant-Time Callees with Variable-Time Callers. IACR Cryptology ePrint Archive, Report 2016\/1195."},{"key":"IJOCI.2018040103-61","doi-asserted-by":"crossref","unstructured":"Ge, Q., Yarom, Y., Cock, D. & Heiser, G. (2016). A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware. Journal of Cryptographic Engineering.","DOI":"10.1007\/s13389-016-0141-6"},{"key":"IJOCI.2018040103-62","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516742"},{"key":"IJOCI.2018040103-63","doi-asserted-by":"crossref","unstructured":"Genkin, D., Pachmanov, L., Pipman, I. & Tromer, E. (2015). Stealing Keys from PCs by Radio: Cheap Electromagnetic Attacks on Windowed Exponentiation. Cryptology ePrint Archive.","DOI":"10.1007\/978-3-662-48324-4_11"},{"key":"IJOCI.2018040103-64","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44371-2_25"},{"key":"IJOCI.2018040103-65","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2010.46"},{"key":"IJOCI.2018040103-66","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1987.233153"},{"key":"IJOCI.2018040103-67","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31680-7_4"},{"key":"IJOCI.2018040103-68","first-page":"8697","article-title":"Timing Side Channels for Traffic Analysis.","author":"X.Gong","year":"2013","journal-title":"IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)"},{"key":"IJOCI.2018040103-69","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2013.20"},{"key":"IJOCI.2018040103-70","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176268"},{"key":"IJOCI.2018040103-71","doi-asserted-by":"crossref","unstructured":"Gruss, D., Lipp, M., Schwarz, M., Genkin, D., Juffinger, J., O\u2019Connell, S., . . . Yarom, Y. (2017). Another Flip in the Wall of Rowhammer Defenses. arXiv:1710.00551","DOI":"10.1109\/SP.2018.00031"},{"key":"IJOCI.2018040103-72","doi-asserted-by":"crossref","unstructured":"Gruss, D., Maurice, C., Wagner, K., & Mangard, S. (2016). Flush+ Flush: A Fast and Stealthy Cache Attack. In Detection of Intrusions and Malware, and Vulnerability Assessment (pp. 279-299). Springer International Publishing.","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"IJOCI.2018040103-73","first-page":"897","article-title":"Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches","author":"D.Gruss","year":"2015","journal-title":"USENIX Security Symposium"},{"key":"IJOCI.2018040103-74","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.8"},{"key":"IJOCI.2018040103-75","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-8147-2_9"},{"key":"IJOCI.2018040103-76","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"IJOCI.2018040103-77","doi-asserted-by":"publisher","DOI":"10.1111\/j.1937-5956.2007.tb00289.x"},{"key":"IJOCI.2018040103-78","doi-asserted-by":"crossref","unstructured":"Hachez, G., & Quisquater, J. J. (2000). Montgomery Exponentiation with No Final Subtractions: Improved Results. In Cryptographic Hardware and Embedded Systems\u2014CHES (pp. 91-100). Springer Berlin\/Heidelberg.","DOI":"10.1007\/3-540-44499-8_23"},{"key":"IJOCI.2018040103-79","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2010.187"},{"key":"IJOCI.2018040103-80","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2227486"},{"key":"IJOCI.2018040103-81","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2010.5711254"},{"key":"IJOCI.2018040103-82","doi-asserted-by":"publisher","DOI":"10.1145\/1698750.1698753"},{"key":"IJOCI.2018040103-83","doi-asserted-by":"publisher","DOI":"10.3233\/JCS-1992-13-404"},{"key":"IJOCI.2018040103-84","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"IJOCI.2018040103-85","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056069"},{"key":"IJOCI.2018040103-86","first-page":"219","article-title":"The Temperature Side Channel and Heating Fault Attacks.","author":"M.Hutter","year":"2013","journal-title":"International Conference on Smart Card Research and Advanced Applications"},{"key":"IJOCI.2018040103-87","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_18"},{"key":"IJOCI.2018040103-88","unstructured":"Intel Corporation. (2016). Intel 64 and IA-32 Architectures Optimization Reference Manual."},{"key":"IJOCI.2018040103-89","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"IJOCI.2018040103-90","first-page":"353","article-title":"Cross Processor Cache Attacks","author":"G.Irazoqui","year":"2016","journal-title":"Proceedings of the 11th ACM Conference on Computer and Communications Security"},{"key":"IJOCI.2018040103-91","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11379-1_15"},{"key":"IJOCI.2018040103-92","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1145\/2714576.2714625","article-title":"b). Lucky 13 Strikes Back.","author":"G.Irazoqui","year":"2015","journal-title":"Proceedings of the 10th ACM Symposium on Information, Computer and Communications Security"},{"key":"IJOCI.2018040103-93","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Inci, M.S., Eisenbarth, T. and Sunar, B. (2015c). Know Thy Neighbor: Crypto Library Detection in Cloud. In Proceedings on Privacy Enhancing Technologies (Vol. 1, pp. 25-40).","DOI":"10.1515\/popets-2015-0003"},{"key":"IJOCI.2018040103-94","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978321"},{"key":"IJOCI.2018040103-95","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835938"},{"key":"IJOCI.2018040103-96","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2010.5501972"},{"key":"IJOCI.2018040103-97","doi-asserted-by":"publisher","DOI":"10.1002\/sec.1061"},{"key":"IJOCI.2018040103-98","doi-asserted-by":"publisher","DOI":"10.1016\/S1570-8705(03)00008-8"},{"key":"IJOCI.2018040103-99","unstructured":"Katabi, D. (2003). Decoupling Congestion Control and Bandwidth Allocation Policy With Application To High Bandwidth-Delay Product Networks [PhD Thesis]. Massachusetts Institute of Technology."},{"key":"IJOCI.2018040103-100","doi-asserted-by":"publisher","DOI":"10.3233\/JCS-2000-82-304"},{"key":"IJOCI.2018040103-101","first-page":"189","article-title":"STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud","author":"T.Kim","year":"2012","journal-title":"USENIX Security Symposium"},{"key":"IJOCI.2018040103-102","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24349-3_5"},{"key":"IJOCI.2018040103-103","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"IJOCI.2018040103-104","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"IJOCI.2018040103-105","doi-asserted-by":"crossref","first-page":"753","DOI":"10.1145\/996566.996771","article-title":"Security as a New Dimension in Embedded System Design.","author":"P.Kocher","year":"2004","journal-title":"Proceedings of the 41st Annual Design Automation Conference"},{"key":"IJOCI.2018040103-106","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"IJOCI.2018040103-107","unstructured":"Kocher, P. C., Rohatgi, P., & Jaffe, J. M. (2017). U.S. Patent No. 9,569,623. Washington, DC: U.S. Patent and Trademark Office."},{"key":"IJOCI.2018040103-108","unstructured":"Kocher, P.C., Rohatgi, P. and Jaffe, J.M. (2017). Secure boot with resistance to differential power analysis and other external monitoring attacks."},{"key":"IJOCI.2018040103-109","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798277"},{"key":"IJOCI.2018040103-110","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.78"},{"key":"IJOCI.2018040103-111","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516712"},{"key":"IJOCI.2018040103-112","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-40026-1_1","article-title":"Differential Photonic Emission Analysis.","author":"J.Kr\u00e4mer","year":"2013","journal-title":"International Workshop on Constructive Side-Channel Analysis and Secure Design"},{"key":"IJOCI.2018040103-113","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2017.12.069"},{"key":"IJOCI.2018040103-114","author":"J. F.Kurose","year":"2010","journal-title":"Computer Networking: A Top-Down Approach"},{"key":"IJOCI.2018040103-115","doi-asserted-by":"publisher","DOI":"10.1145\/362375.362389"},{"key":"IJOCI.2018040103-116","doi-asserted-by":"publisher","DOI":"10.1145\/2046614.2046623"},{"key":"IJOCI.2018040103-117","doi-asserted-by":"crossref","unstructured":"Larsen, P., Homescu, A., Brunthaler, S., & Franz, M. (2014). SoK: Automated Software Diversity. In IEEE Symposium on Security and Privacy (pp. 276-291).","DOI":"10.1109\/SP.2014.25"},{"key":"IJOCI.2018040103-118","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.165"},{"key":"IJOCI.2018040103-119","doi-asserted-by":"publisher","DOI":"10.1007\/s12083-014-0289-8"},{"key":"IJOCI.2018040103-120","unstructured":"Lee, S., Shih, M. W., Gera, P., Kim, T., Kim, H., & Peinado, M. (2016). Inferring Fine-Grained Control Flow Inside SGX Enclaves with Branch Shadowing. arXiv:1611.06952"},{"key":"IJOCI.2018040103-121","first-page":"549","article-title":"ARMageddon: Cache Attacks on Mobile Devices","author":"M.Lipp","year":"2016","journal-title":"USENIX Security Symposium"},{"key":"IJOCI.2018040103-122","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"IJOCI.2018040103-123","first-page":"605","article-title":"Last-Level Cache Side-Channel Attacks Are Practical","author":"F.Liu","year":"2015","journal-title":"IEEE Symposium on Security and Privacy ("},{"key":"IJOCI.2018040103-124","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04444-1_8"},{"key":"IJOCI.2018040103-125","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16435-4_15"},{"key":"IJOCI.2018040103-126","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_31"},{"key":"IJOCI.2018040103-127","first-page":"420","article-title":"TCP Covert Timing Channels","author":"X.Luo","year":"2008","journal-title":"Design and Detection. In IEEE International Conference on Dependable Systems and Networks with FTCS and DCC"},{"key":"IJOCI.2018040103-128","unstructured":"Luo, X., Zhou, P., Chan, E. W., Lee, W., Chang, R. K., & Perdisci, R. (2011). HTTPOS: Sealing Information Leaks with Browser-side Obfuscation of Encrypted Flows. NDSS, 11."},{"key":"IJOCI.2018040103-129","author":"S.Mangard","year":"2008","journal-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards"},{"issue":"3","key":"IJOCI.2018040103-130","first-page":"1533","article-title":"Estimating Traffic and Anomaly Maps Via Network Tomography.","volume":"24","author":"M.Mardani","year":"2016","journal-title":"Biological Cybernetics"},{"key":"IJOCI.2018040103-131","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337173"},{"key":"IJOCI.2018040103-132","author":"C.Maurice","year":"2017","journal-title":"Hello from The Other Side: SSH over Robust Cache Covert Channels in the Cloud"},{"key":"IJOCI.2018040103-133","doi-asserted-by":"publisher","DOI":"10.1007\/s11042-012-1224-8"},{"key":"IJOCI.2018040103-134","first-page":"733","article-title":"Revisiting SSL\/TLS Implementations","author":"C.Meyer","year":"2014","journal-title":"New Bleichenbacher Side Channels and Attacks. In USENIX Security Symposium"},{"key":"IJOCI.2018040103-135","first-page":"785","article-title":"PowerSpy","author":"Y.Michalevsky","year":"2015","journal-title":"Location Tracking Using Mobile Device Power Analysis. In USENIX Security Symposium"},{"key":"IJOCI.2018040103-136","unstructured":"Mohaban, S., Parnafes, I., & Kahane, O. (2007). U.S. Patent No. 7,209,473. Washington, DC: U.S. Patent and Trademark Office."},{"key":"IJOCI.2018040103-137","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"IJOCI.2018040103-138","first-page":"57","article-title":"Differential and Linear Cryptanalysis Using Mixed-Integer Linear Programming.","author":"N.Mouha","year":"2011","journal-title":"International Conference on Information Security and Cryptology"},{"key":"IJOCI.2018040103-139","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.35"},{"key":"IJOCI.2018040103-140","doi-asserted-by":"crossref","unstructured":"Neve, M., & Seifert, J. P. (2006). Advances on Access-Driven Cache Attacks on AES. In Selected Areas in Cryptography (pp. 147-162).","DOI":"10.1007\/978-3-540-74462-7_11"},{"key":"IJOCI.2018040103-141","doi-asserted-by":"publisher","DOI":"10.1145\/1128817.1128887"},{"key":"IJOCI.2018040103-142","unstructured":"O\u2019Flynn, C. (2016). Fault Injection Using Crowbars on Embedded Systems.IACR Cryptology."},{"key":"IJOCI.2018040103-143","unstructured":"OpenSSL. (2016). OpenSSL Cryptography and SSL\/TLS Toolkit. Retrieved 12th October 2017 from https:\/\/www.openssl.org\/"},{"key":"IJOCI.2018040103-144","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813708"},{"key":"IJOCI.2018040103-145","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"IJOCI.2018040103-146","doi-asserted-by":"publisher","DOI":"10.1007\/s11786-009-0015-8"},{"key":"IJOCI.2018040103-147","doi-asserted-by":"publisher","DOI":"10.1145\/2162081.2162095"},{"key":"IJOCI.2018040103-148","unstructured":"Page, D. (2002). Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel (Technical Report: CSTR, 02-003). University of Bristol."},{"key":"IJOCI.2018040103-149","unstructured":"Page, D. (2005). Partitioned Cache Architecture as a Side-Channel Defence Mechanism.IACR Cryptology."},{"key":"IJOCI.2018040103-150","doi-asserted-by":"publisher","DOI":"10.1145\/1347364.1347372"},{"key":"IJOCI.2018040103-151","author":"D. A.Patterson","year":"2017","journal-title":"Computer Organization and Design RISC-V Edition: The Hardware Software Interface"},{"key":"IJOCI.2018040103-152","unstructured":"PaX. (2001). Address Space Layout Randomisation (ASLR). Retrieved 31st December 2017 from https:\/\/pax.grsecurity.net\/docs\/aslr.txt"},{"key":"IJOCI.2018040103-153","unstructured":"Percival, C. (2005). Cache Missing for Fun and Profit. Retrieved 19th June 2017 from http:\/\/www.daemonology.net\/papers\/htt.pdf"},{"key":"IJOCI.2018040103-154","first-page":"565","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","author":"P.Pessl","year":"2016","journal-title":"Proceedings of the 25th USENIX Security Symposium"},{"key":"IJOCI.2018040103-155","author":"T.Pornin","year":"2017","journal-title":"Why Constant-Time Crypto?"},{"key":"IJOCI.2018040103-156","first-page":"200","author":"J. J.Quisquater","year":"2001","journal-title":"Electromagnetic Analysis (ema)"},{"key":"IJOCI.2018040103-157","doi-asserted-by":"crossref","unstructured":"Raymond, J. F. (2001). Traffic Analysis: Protocols, Attacks, Design Issues, and Open Problems. In Designing Privacy Enhancing Technologies (pp. 10-29). Springer Berlin\/Heidelberg.","DOI":"10.1007\/3-540-44702-4_2"},{"key":"IJOCI.2018040103-158","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/978-3-319-12370-7_9","author":"C.Rebeiro","year":"2015","journal-title":"\u2018Branch Prediction Attacks\u2019. Timing Channels in Cryptography"},{"key":"IJOCI.2018040103-159","doi-asserted-by":"publisher","DOI":"10.3390\/s90100056"},{"key":"IJOCI.2018040103-160","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"IJOCI.2018040103-161","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"IJOCI.2018040103-162","doi-asserted-by":"publisher","DOI":"10.5210\/fm.v2i5.528"},{"key":"IJOCI.2018040103-163","author":"B.Saltaformaggio","year":"2013","journal-title":"Busmonitor: A Hypervisor-Based Solution for Memory Bus Covert Channels."},{"key":"IJOCI.2018040103-164","unstructured":"Sarwar, G., Mehani, O., Boreli, R., & Kaafar, M. A. (2013). On the Effectiveness of Dynamic Taint Analysis for Protecting against Private Information Leaks on Android-based Devices. In SECRYPT (pp. 461-468)."},{"key":"IJOCI.2018040103-165","first-page":"404","article-title":"Program Confinement in KVM\/370.","author":"M.Schaefer","year":"1977","journal-title":"Proceedings of the Annual ACM Conference"},{"key":"IJOCI.2018040103-166","first-page":"41","author":"A.Schl\u00f6sser","year":"2012","journal-title":"Simple Photonic Emission Analysis of AES"},{"key":"IJOCI.2018040103-167","author":"B.Schneier","year":"2005","journal-title":"AES Timing Attack"},{"key":"IJOCI.2018040103-168","first-page":"163","article-title":"A Collision-Attack on AES.","author":"K.Schramm","year":"2004","journal-title":"Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"IJOCI.2018040103-169","doi-asserted-by":"crossref","unstructured":"Schwarz, M., Weiser, S., Gruss, D., Maurice, C., & Mangard, S. (2017). Malware Guard Extension: Using SGX to Conceal Cache Attacks. arXiv:1702.08719","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"IJOCI.2018040103-170","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660309"},{"key":"IJOCI.2018040103-171","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830795"},{"key":"IJOCI.2018040103-172","first-page":"18","author":"V.Shmatikov","year":"2006","journal-title":"Timing Analysis in Low-Latency Mix Networks: Attacks and Defenses"},{"key":"IJOCI.2018040103-173","doi-asserted-by":"crossref","unstructured":"Simon, L., Xu, W. & Anderson, R. (2016). Don\u2019t Interrupt Me While I Type: Inferring Text Entered Through Gesture Typing on Android Keyboards. In Proceedings on Privacy Enhancing Technologies (Vol. 3, pp. 136-154).","DOI":"10.1515\/popets-2016-0020"},{"key":"IJOCI.2018040103-174","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.45"},{"key":"IJOCI.2018040103-175","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2017.08.016"},{"key":"IJOCI.2018040103-176","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978300"},{"key":"IJOCI.2018040103-177","article-title":"Timing Analysis of Keystrokes and Timing Attacks on SSH.","author":"D. X.Song","year":"2001","journal-title":"Proceedings of the 10th USENIX Security"},{"key":"IJOCI.2018040103-178","doi-asserted-by":"publisher","DOI":"10.1080\/00207160.2013.767445"},{"key":"IJOCI.2018040103-179","first-page":"24","article-title":"Towards More Practical Time-Driven Cache Attacks.","author":"R.Spreitzer","year":"2014","journal-title":"IFIP International Workshop on Information Security Theory and Practice"},{"key":"IJOCI.2018040103-180","unstructured":"Spreitzer, R., Moonsamy, V., Korak, T., & Mangard, S. (2016). SoK: Systematic Classification of Side-Channel Attacks on Mobile Devices. arXiv:1611.03748"},{"key":"IJOCI.2018040103-181","doi-asserted-by":"crossref","unstructured":"Spreitzer, R., Moonsamy, V., Korak, T. & Mangard, S. (2017). Systematic Classification of Side-Channel Attacks: A Case Study for Mobile Devices. IEEE Communications Surveys & Tutorials, (9).","DOI":"10.1109\/COMST.2017.2779824"},{"key":"IJOCI.2018040103-182","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40026-1_13"},{"key":"IJOCI.2018040103-183","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40203-6_40"},{"key":"IJOCI.2018040103-184","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339650"},{"key":"IJOCI.2018040103-185","unstructured":"Stone, P. 2013. Pixel Perfect Timing Attacks with HTML5. Context Information Security (White Paper)."},{"key":"IJOCI.2018040103-186","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2012.31"},{"key":"IJOCI.2018040103-187","unstructured":"Symantec. (2017). Types of Memory Exploit Mitigation Techniques. Retrieved 31st December 2017 from https:\/\/support.symantec.com\/en_US\/article.HOWTO127179.html"},{"key":"IJOCI.2018040103-188","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"IJOCI.2018040103-189","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.552553"},{"key":"IJOCI.2018040103-190","doi-asserted-by":"publisher","DOI":"10.1049\/iet-com.2009.0661"},{"key":"IJOCI.2018040103-191","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"IJOCI.2018040103-192","first-page":"687","article-title":"Scheduler-Based Defenses against Cross-VM Side-Channels.","author":"V.Varadarajan","year":"2014","journal-title":"USENIX Security Symposium"},{"key":"IJOCI.2018040103-193","doi-asserted-by":"crossref","unstructured":"V\u00e9tillard, E., & Ferrari, A. (2010). Combined Attacks and Countermeasures. In International Conference on Smart Card Research and Advanced Applications (pp. 133-147). Springer.","DOI":"10.1007\/978-3-642-12510-2_10"},{"key":"IJOCI.2018040103-194","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_9"},{"key":"IJOCI.2018040103-195","doi-asserted-by":"crossref","unstructured":"Wang, W., Chen, G., Pan, X., Zhang, Y., Wang, X., Bindschaedler, V., . . . Gunter, C. A. (2017). Leaky cauldron on the dark land: understanding memory side-channel hazards in SGX. arXiv:1705.07289","DOI":"10.1145\/3133956.3134038"},{"key":"IJOCI.2018040103-196","first-page":"347","article-title":"SecPod: a Framework for Virtualization-based Security Systems.","author":"X.Wang","year":"2015","journal-title":"USENIX Annual Technical Conference"},{"key":"IJOCI.2018040103-197","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"IJOCI.2018040103-198","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"IJOCI.2018040103-199","first-page":"473","article-title":"Covert and Side Channels due to Processor Architecture.","year":"2006","journal-title":"22nd IEEE Annual Conference on Computer Security Applications"},{"key":"IJOCI.2018040103-200","first-page":"314","author":"M.Wei","year":"2012","journal-title":"A Cache Timing Attack on AES in Virtualization Environments. In"},{"key":"IJOCI.2018040103-201","first-page":"314","author":"M.Wei\u00df","year":"2012","journal-title":"A Cache Timing Attack on AES in Virtualization Environments"},{"key":"IJOCI.2018040103-202","first-page":"151","article-title":"On Cache Timing Attacks Considering Multi-Core Aspects in Virtualized Embedded Systems.","author":"M.Wei\u00df","year":"2014","journal-title":"International Conference on Trusted Systems"},{"key":"IJOCI.2018040103-203","doi-asserted-by":"publisher","DOI":"10.1002\/047002531X"},{"key":"IJOCI.2018040103-204","author":"M.Welzl","year":"2012","journal-title":"Scalable Performance Signalling and Congestion Avoidance"},{"key":"IJOCI.2018040103-205","doi-asserted-by":"publisher","DOI":"10.1145\/2684195"},{"key":"IJOCI.2018040103-206","unstructured":"Winder, D. (2012). Side channel attacks could threaten cloud security in a big way. Best to be prepared. Retrieved 2nd January 2018 from http:\/\/www.cloudpro.co.uk\/cloud-essentials\/cloud-security\/5010\/cryptography-attack-side-channel-cloud-threat-all-nerd-and-no-k"},{"key":"IJOCI.2018040103-207","doi-asserted-by":"publisher","DOI":"10.1145\/1144396.1144401"},{"key":"IJOCI.2018040103-208","doi-asserted-by":"publisher","DOI":"10.3233\/JCS-1992-13-403"},{"key":"IJOCI.2018040103-209","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2014.2334592"},{"key":"IJOCI.2018040103-210","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2014.2334592"},{"key":"IJOCI.2018040103-211","first-page":"19","article-title":"One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation","author":"Y.Xiao","year":"2016","journal-title":"USENIX Security Symposium"},{"key":"IJOCI.2018040103-212","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2012.060912.00182"},{"key":"IJOCI.2018040103-213","doi-asserted-by":"publisher","DOI":"10.1145\/2185448.2185465"},{"key":"IJOCI.2018040103-214","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2018.02.005"},{"key":"IJOCI.2018040103-215","unstructured":"Yarom, Y., & Benger, N. (2014). Recovering OpenSSL ECDSA Nonces Using the FLUSH+ RELOAD Cache Side-channel Attack. IACR Cryptology."},{"key":"IJOCI.2018040103-216","unstructured":"Yarom, Y., & Falkner, K. (2014). FLUSH+ RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack. In The Proceedings of the 23rd USENIX Security Symposium (pp. 719-732)."},{"key":"IJOCI.2018040103-217","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"},{"key":"IJOCI.2018040103-218","unstructured":"Zafirt. (2015). Is Your \u201cCloud\u201d Safe from Cross-Tenant Side-Channel Attacks? Retrieved 30th December 2017 from http:\/\/oversitesentry.com\/is-your-cloud-safe-from-cross-tenant-side-channel-attacks\/"},{"key":"IJOCI.2018040103-219","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2007.4317620"},{"key":"IJOCI.2018040103-220","unstructured":"Zhang, L., Ding, A. A., Fei, Y., & Jiang, Z. H. (2016, b). Statistical Analysis for Access-Driven Cache Attacks Against AES. IACR Cryptology."},{"key":"IJOCI.2018040103-221","author":"T.Zhang","year":"2014","journal-title":"Secure Cache Modeling for Measuring Side-Channel Leakage (Technical Report"},{"key":"IJOCI.2018040103-222","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"IJOCI.2018040103-223","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"},{"key":"IJOCI.2018040103-224","first-page":"990","article-title":"Cross-Tenant Side-Channel Attacks in PaaS Clouds","author":"Y.Zhang","year":"2014","journal-title":"Proceedings of the ACM SIGSAC Conference on Computer and Communications Security"},{"key":"IJOCI.2018040103-225","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516741"},{"key":"IJOCI.2018040103-226","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516661"},{"key":"IJOCI.2018040103-227","unstructured":"Zhou, Y., & Feng, D. (2005). Side-channel attacks: ten years after its publication and the impacts on cryptographic module security testing. IACR Cryptology."}],"container-title":["International Journal of Organizational and Collective Intelligence"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=204926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,2]],"date-time":"2023-09-02T07:48:21Z","timestamp":1693640901000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/IJOCI.2018040103"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":228,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,4]]}},"URL":"https:\/\/doi.org\/10.4018\/ijoci.2018040103","relation":{},"ISSN":["1947-9344","1947-9352"],"issn-type":[{"value":"1947-9344","type":"print"},{"value":"1947-9352","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}