{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T15:33:57Z","timestamp":1781105637169,"version":"3.54.1"},"reference-count":16,"publisher":"IGI Global Scientific Publishing","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4,1]]},"abstract":"<p>To enlarge the opportunities for parallelizing a sequentially coded program, the authors have previously proposed speculative memory (SM). With SM, they can start the parallel execution of a program by assuming that it does not violate the data dependencies in the program. When the SM system detects a violation, it recovers the computational state of the program and restarts the execution. In this article, the authors explore the design space for implementing a software-based SM system. They compared the possible choices in the following three viewpoints: (1) which waiting system of suspending or busy-waiting should be used, (2) when a speculative thread should be committed, and (3) which version of data a speculative thread should read. Consequently, the performance of the busy-waiting system which makes speculative threads commit early and read non-speculative values is better than that of others.<\/p>","DOI":"10.4018\/ijsi.2018040104","type":"journal-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T12:14:37Z","timestamp":1519301677000},"page":"37-49","source":"Crossref","is-referenced-by-count":2,"title":["Design Space Exploration for Implementing a Software-Based Speculative Memory System"],"prefix":"10.4018","volume":"6","author":[{"given":"Kohei","family":"Fujisawa","sequence":"first","affiliation":[{"name":"Kyoto Institute of Technology, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Atsushi","family":"Nunome","sequence":"additional","affiliation":[{"name":"Kyoto Institute of Technology, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kiyoshi","family":"Shibayama","sequence":"additional","affiliation":[{"name":"Kyoto College of Graduate Studies for Informatics, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroaki","family":"Hirata","sequence":"additional","affiliation":[{"name":"Kyoto Institute of Technology, Kyoto, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"IJSI.2018040104-0","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"key":"IJSI.2018040104-1","unstructured":"Corp, I. B. M. (2016). POWER8 processor user\u2019s manual for the single-chip module, version 1.3. Retrieved March 25, 2016, from https:\/\/www.setphaserstostun.org\/power8\/POWER8_UM_v1.3_16MAR2016_pub.pdf"},{"key":"IJSI.2018040104-2","unstructured":"GNU. (2017). GCC, the GNU compiler collection. Retrieved July 12, 2017, from https:\/\/gcc.gnu.org\/"},{"key":"IJSI.2018040104-3","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"IJSI.2018040104-4","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764675"},{"key":"IJSI.2018040104-5","doi-asserted-by":"crossref","unstructured":"Hirata, H., Kimura, K., Nagamine, S., Mochizuki, Y., Nishimura, A., Nakase, Y., & Nishizawa, T. (1992). An elementary processor architecture with simultaneous instruction issuing from multiple threads. In Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA '92) (pp. 136-145), ACM & IEEE.","DOI":"10.1145\/139669.139710"},{"key":"IJSI.2018040104-6","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2016.7550843"},{"key":"IJSI.2018040104-7","doi-asserted-by":"crossref","DOI":"10.1201\/9781420035155","author":"D.Kaeli","year":"2005","journal-title":"Speculative Execution in High Performance Computer Architectures"},{"key":"IJSI.2018040104-8","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"IJSI.2018040104-9","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983060"},{"key":"IJSI.2018040104-10","doi-asserted-by":"crossref","unstructured":"Ohsawa, T., Takagi, M., Kawahara, S., & Matsushita, S. (2005). Pinot: Speculative multi-threading processor architecture exploiting parallelism over a wide range of granularities. In Proceedings of the 38th Annual International Symposium on Microarchitecture (MICRO-38) (pp. 81-92). ACM & IEEE.","DOI":"10.1109\/MICRO.2005.26"},{"issue":"1","key":"IJSI.2018040104-11","first-page":"24","article-title":"A large-scale speculation for the thread-level parallelization.","volume":"17","author":"Y.Shoji","year":"2016","journal-title":"International Journal of Computer and Information Science"},{"key":"IJSI.2018040104-12","doi-asserted-by":"publisher","DOI":"10.1145\/1082469.1082471"},{"key":"IJSI.2018040104-13","doi-asserted-by":"crossref","unstructured":"Tullsen, D. M., Eggers, S. J., & Levy, H. M. (1995). Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA '95) (pp. 369-380). ACM & IEEE.","DOI":"10.1145\/223982.224449"},{"key":"IJSI.2018040104-14","doi-asserted-by":"publisher","DOI":"10.1109\/71.970565"},{"key":"IJSI.2018040104-15","author":"H.Zima","year":"1990","journal-title":"Supercompilers for Parallel and Vector Computers"}],"container-title":["International Journal of Software Innovation"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=201484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,14]],"date-time":"2022-08-14T14:44:21Z","timestamp":1660488261000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/IJSI.2018040104"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,4]]}},"URL":"https:\/\/doi.org\/10.4018\/ijsi.2018040104","relation":{},"ISSN":["2166-7160","2166-7179"],"issn-type":[{"value":"2166-7160","type":"print"},{"value":"2166-7179","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}