{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:36:37Z","timestamp":1781109397152,"version":"3.54.1"},"reference-count":17,"publisher":"IGI Global Scientific Publishing","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"abstract":"<jats:p>Sorting is a fundamental and essential problem required in the wide range of application fields, and so many sorting algorithms have been developed. Among those algorithms, heapsort is one of the most elegant and efficient sorting algorithms. But no parallel heapsort algorithm had been presented until the authors developed a restricted parallel algorithm a few years ago. This parallel algorithm had a restriction which makes it difficult to be used universally for general data sets. So, in this article, the authors present a modified parallel algorithm which is free from such restriction and can be used for any data set. This new algorithm can achieve almost the same performance as the restricted algorithm the authors developed before.<\/jats:p>","DOI":"10.4018\/ijsi.2020070101","type":"journal-article","created":{"date-parts":[[2020,5,28]],"date-time":"2020-05-28T10:46:05Z","timestamp":1590662765000},"page":"1-18","source":"Crossref","is-referenced-by-count":2,"title":["A Modified Parallel Heapsort Algorithm"],"prefix":"10.4018","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1382-4928","authenticated-orcid":true,"given":"Hiroaki","family":"Hirata","sequence":"first","affiliation":[{"name":"Kyoto Institute of Technology, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1911-3075","authenticated-orcid":true,"given":"Atsushi","family":"Nunome","sequence":"additional","affiliation":[{"name":"Kyoto Institute of Technology, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"IJSI.2020070101-0","doi-asserted-by":"publisher","DOI":"10.1145\/361002.361007"},{"key":"IJSI.2020070101-1","unstructured":"IBM Corp. (2016). POWER8 Processor User\u2019s Manual for the Single-Chip Module. Retrieved from https:\/\/www.setphaserstostun.org\/power8\/POWER8_UM_v1.3_16MAR2016_pub.pdf"},{"key":"IJSI.2020070101-2","doi-asserted-by":"crossref","unstructured":"Fujisawa, K., Nunome, A., Shibayama, K., & Hirata, H. (2017). A Software Implementation of Speculative Memory. In Proceedings of the 18th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD 2017) (pp. 437\u2013443). ACIS & IEEE.","DOI":"10.1109\/SNPD.2017.8022759"},{"key":"IJSI.2020070101-3","doi-asserted-by":"crossref","unstructured":"Fujisawa, K., Nunome, A., Shibayama, K., & Hirata, H. (2018). Design Space Exploration for Implementing a Software-based Speculative Memory System. International Journal of Software Innovation, 6(2), 37\u201349.","DOI":"10.4018\/IJSI.2018040104"},{"key":"IJSI.2020070101-4","doi-asserted-by":"crossref","unstructured":"Gharachorloo, K., Lenoski, D., Laudon, J., Gibbons, P., Gupta, A., & Hennessy, J. (1990). Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. In Proceedings of the 17th Annual International Symposium on Computer Architecture (ISCA \u201990) (pp. 15\u201326). ACM & IEEE.","DOI":"10.1145\/325164.325102"},{"key":"IJSI.2020070101-5","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"IJSI.2020070101-6","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1145\/949305.949340","article-title":"Language Support for Lightweight Transactions.","author":"T.Harris","year":"2003","journal-title":"Proceedings of the 18th Annual ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA \u201903)"},{"key":"IJSI.2020070101-7","doi-asserted-by":"crossref","unstructured":"Hirata, H., Kimura, K., Nagamine, S., Mochizuki, Y., Nishimura, A., Nakase, Y., & Nishizawa, T. (1992). An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads. In Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA \u201992) (pp. 136\u2013145). ACM & IEEE.","DOI":"10.1145\/139669.139710"},{"key":"IJSI.2020070101-8","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2016.7550843"},{"key":"IJSI.2020070101-9","doi-asserted-by":"crossref","unstructured":"Kitano, H., Nunome, A., & Hirata, H. (2019). Performance Evaluation of Parallel Heapsort Programs. In Proceedings of the 20th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing (SNPD 2019) (pp. 435\u2013442). ACIS & IEEE.","DOI":"10.1109\/SNPD.2019.8935767"},{"key":"IJSI.2020070101-10","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781500"},{"issue":"1","key":"IJSI.2020070101-11","first-page":"24","article-title":"A Large-Scale Speculation for the Thread-Level Parallelization","volume":"17","author":"Y.Shoji","year":"2016","journal-title":"International Journal of Computer and Information Science"},{"key":"IJSI.2020070101-12","unstructured":"The OpenMP ARB(Architecture Review Board). (1997). The OpenMP API Specification for Parallel Programming. Retrieved from http:\/\/www.openmp.org"},{"key":"IJSI.2020070101-13","doi-asserted-by":"crossref","unstructured":"Tullsen, D. M., Eggers, S. J., & Levy, H. M. (1995). Simultaneous Multithreading: Maximizing On-Chip Parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA \u201995) (pp. 369\u2013380). ACM & IEEE.","DOI":"10.1145\/223982.224449"},{"key":"IJSI.2020070101-14","doi-asserted-by":"publisher","DOI":"10.1109\/71.970565"},{"issue":"6","key":"IJSI.2020070101-15","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1145\/512274.512284","article-title":"Algorithm 232: Heapsort.","volume":"7","author":"J. W. J.Williams","year":"1964","journal-title":"Communications of the ACM"},{"key":"IJSI.2020070101-16","doi-asserted-by":"crossref","unstructured":"Yamasaki, H., Nunome, A., & Hirata, H. (2018). Parallelizing the Construction of a -Dimensional Tree. In Proceedings of the 3rd International Conference on Big Data, Cloud Computing, and Data Science & Engineering (BCD 2018) (pp. 33\u201340). ACIS and IEEE.","DOI":"10.1109\/BCD2018.2018.00012"}],"container-title":["International Journal of Software Innovation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=256233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T12:39:36Z","timestamp":1696163976000},"score":1,"resource":{"primary":{"URL":"http:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/IJSI.2020070101"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":17,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.4018\/ijsi.2020070101","relation":{},"ISSN":["2166-7160","2166-7179"],"issn-type":[{"value":"2166-7160","type":"print"},{"value":"2166-7179","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7]]}}}