{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T23:11:39Z","timestamp":1654125099297},"reference-count":40,"publisher":"IGI Global","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7,1]]},"abstract":"<p>This paper presents an educational Electronic Design Automation tool called AYSE (Automated SYstem Synthesis Environment). AYSE is developed to help undergraduate and graduate students better understand and implement fundamental concepts in digital electronic design and synthesis courses. It receives an intermediate format that represents the system behavior and a set of constraints as input; and generates the representation of the actual circuit using the electronic components (functional units, memory and steering logic components) available in its technology library. A user can load the input from an external file or utilize the graphical user interface (GUI). Similarly, the output can be displayed using GUI or written to a file. The user is able to interact with the tool during the synthesis process and select the algorithms to perform three main synthesis tasks; namely, resource allocation, operation scheduling and resource binding\/sharing. It is also possible to run the tool for the most efficient solution. The effectiveness of the tool was tested in a graduate level course.<\/p>","DOI":"10.4018\/ijtem.2014070108","type":"journal-article","created":{"date-parts":[[2014,10,6]],"date-time":"2014-10-06T14:46:00Z","timestamp":1412606760000},"page":"85-102","source":"Crossref","is-referenced-by-count":0,"title":["AYSE"],"prefix":"10.4018","volume":"4","author":[{"given":"Seyit","family":"Ozturk","sequence":"first","affiliation":[{"name":"University of Houston- Clear Lake, Houston, TX, USA"}]},{"given":"Faruk","family":"Karaagac","sequence":"additional","affiliation":[{"name":"University of Houston- Clear Lake, Houston, TX, USA"}]},{"given":"Hakduran","family":"Koc","sequence":"additional","affiliation":[{"name":"University of Houston- Clear Lake, Houston, TX, USA"}]}],"member":"2432","reference":[{"key":"ijtem.2014070108-0","unstructured":"Alvarez, A. M., Reyneri, L. M., & Valle, F. J. P. (2006). Automatic synthesis of data-flow systems using high level co-design tool. Application to vision processors. IEEE Mediterranean Electrotechnical Conference, 16(19), 97-100."},{"key":"ijtem.2014070108-1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292168"},{"key":"ijtem.2014070108-2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_10"},{"key":"ijtem.2014070108-3","unstructured":"AutoPilot Datasheet. AutoESL Design Technologies, Inc. Retrieved September 3, 2013 from http:\/\/www.autoesl.com"},{"key":"ijtem.2014070108-4","first-page":"134","article-title":"A source-level dynamic analysis methodology and tool for high-level synthesis.","author":"C. T.Chen","year":"1997","journal-title":"Tenth International Symposium on System Synthesis"},{"key":"ijtem.2014070108-5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.15"},{"key":"ijtem.2014070108-6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ijtem.2014070108-7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339557"},{"key":"ijtem.2014070108-8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ijtem.2014070108-9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.80"},{"key":"ijtem.2014070108-10","first-page":"857","article-title":"What input-language is the best choice for high level synthesis.","author":"G.Dan","year":"2010","journal-title":"47th ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ijtem.2014070108-11","doi-asserted-by":"crossref","unstructured":"Doncev, G., Leeser, M., & Tarafdar, S. (1998). High level synthesis for designing custom computing hardware. FPGAs for Custom Computing Machines.","DOI":"10.1109\/FPGA.1998.707938"},{"key":"ijtem.2014070108-12","unstructured":"Duranton, M., Yehia, S., De Sutter, B., De Bosschere, K., Cohen, A., Falsafi, B., Gaydadjiev, G., Katevenis, M., Maebe, J., Munk, H., Navarro, N., Ramirez, A., Temam, O., & Valero, M. (2009). The HiPEAC vision: high performance and embedded architectures and compilation (Technical Report)."},{"key":"ijtem.2014070108-13","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2006.311067"},{"key":"ijtem.2014070108-14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5059-4"},{"key":"ijtem.2014070108-15","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206351"},{"key":"ijtem.2014070108-16","author":"M.Fingeroff","year":"2010","journal-title":"High-level synthesis blue book"},{"key":"ijtem.2014070108-17","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127725"},{"key":"ijtem.2014070108-18","author":"D. D.Gajski","year":"1992","journal-title":"Introduction to Chip and System Design"},{"key":"ijtem.2014070108-19","doi-asserted-by":"publisher","DOI":"10.1109\/ATW.1994.747845"},{"key":"ijtem.2014070108-20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.77"},{"key":"ijtem.2014070108-21","first-page":"1","article-title":"Review of electronic design automation tools for high-level synthesis.","author":"A.Madariaga","year":"2010","journal-title":"International Conference on Applied Electronics (AE)"},{"key":"ijtem.2014070108-22","doi-asserted-by":"crossref","unstructured":"Makhijani, H., & Meier, S. (1994). A high level design solution for FPGA's. Conference Record Idea\/Microelectronics WESCON\/94, 27(29), 596-603.","DOI":"10.1109\/WESCON.1994.403530"},{"key":"ijtem.2014070108-23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761135"},{"key":"ijtem.2014070108-24","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6802-7"},{"key":"ijtem.2014070108-25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"ijtem.2014070108-26","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1995.510190"},{"key":"ijtem.2014070108-27","doi-asserted-by":"crossref","unstructured":"Meeus, W., Beeck, K. V., Goedem\u00e9, T., Meel J., & Stroobandt D. (2012). An overview of today\u2019s high-level synthesis tools. International journal of Design Automation for Embedded Systems.","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ijtem.2014070108-28","author":"G. D.Micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ijtem.2014070108-29","doi-asserted-by":"crossref","unstructured":"Palkovic, M., Cappelle, H., Glassee, M., Bougard, B., & Van der Perre, L. (2009). Mapping of 40 MHz MIMO OFDM baseband processing on multi-processor SDR platform. IEEE workshop on design and diagnostics of electronic circuits and systems\u2014DDECS.","DOI":"10.1109\/DDECS.2008.4538762"},{"key":"ijtem.2014070108-30","author":"A. C.Parker","year":"2007","journal-title":"The VLSI handbook"},{"key":"ijtem.2014070108-31","unstructured":"Philippe, C. (2010). Synthesis of Communication Interface for Virtual Components, PhD Thesis, Universit\u00e9 de Bretagne Sud."},{"key":"ijtem.2014070108-32","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496649"},{"key":"ijtem.2014070108-33","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.84"},{"key":"ijtem.2014070108-34","unstructured":"Sun, Y. (1994). Algorithmic Results on Physical Design Problems in VLSI and FPGA. PhD Thesis, University of Illinois, Urbana."},{"key":"ijtem.2014070108-35","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2182009"},{"key":"ijtem.2014070108-36","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.104"},{"key":"ijtem.2014070108-37","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313337"},{"key":"ijtem.2014070108-38","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3968-1"},{"key":"ijtem.2014070108-39","author":"J. L.Wong","year":"2004","journal-title":"Optimizing designs using the addition of deflection operations"}],"container-title":["International Journal of Technology and Educational Marketing"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=116442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T22:43:37Z","timestamp":1654123417000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/ijtem.2014070108"}},"subtitle":["Automated System Synthesis Environment"],"short-title":[],"issued":{"date-parts":[[2014,7,1]]},"references-count":40,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,7]]}},"URL":"https:\/\/doi.org\/10.4018\/ijtem.2014070108","relation":{},"ISSN":["2155-5605","2155-5613"],"issn-type":[{"value":"2155-5605","type":"print"},{"value":"2155-5613","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7,1]]}}}