{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:44:55Z","timestamp":1781109895072,"version":"3.54.1"},"reference-count":29,"publisher":"IGI Global Scientific Publishing","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,7,1]]},"abstract":"<p>Self-aware and adaptive Network-on-Chip (NoC) with dual monitoring networks is presented. Proper monitoring interface is an essential prerequisite to adaptive system reconfiguration in parallel on-chip computing. This work proposes a DMC (dual monitoring communication) architecture to support self-awareness on the NoC platform. One type of monitoring communication is integrated with data channel, in order to trace the run-time profile of data communication in high-speed on-chip networking. The other type is separate from the data communication, and is needed to report the run-time profile to the supervising monitor. Direct latency monitoring on mesochronous NoC is presented as a case study and is directly traced in the integrated communication with a novel latency monitoring table in each router. The latency information is reported by the separate monitoring communication to the supervising monitor, which reconfigures the system to adjust the latency, for instance by dynamic voltage and frequency scaling. With quantitative evaluation using synthetic traces and real applications, the effectiveness and efficiency of direct latency monitoring with DMC architecture is demonstrated. The area overhead of DMC architecture is estimated to be small in 65nm CMOS technology.<\/p>","DOI":"10.4018\/jaras.2012070105","type":"journal-article","created":{"date-parts":[[2012,8,15]],"date-time":"2012-08-15T16:11:12Z","timestamp":1345047072000},"page":"72-91","source":"Crossref","is-referenced-by-count":0,"title":["Dual Monitoring Communication for Self-Aware Network-on-Chip"],"prefix":"10.4018","volume":"3","author":[{"given":"Liang","family":"Guang","sequence":"first","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ethiopia","family":"Nigussie","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"issue":"2","key":"jaras.2012070105-0","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1049\/ip-cdt:20045093","article-title":"Asynchronous on-chip networks.","volume":"152","author":"M.Amde","year":"2005","journal-title":"IEEE Computers and Digital Techniques"},{"key":"jaras.2012070105-1","unstructured":"Asanovic, K., Bodik, R., Catanzaro, B. C., Gebis, J. J., Husbands, P., & Keutzer, K. \u2026Yelick, K. A. (2006). The landscape of parallel computing research: A view from Berkeley (Tech. Rep. No. UCB\/EECS-2006-183). Berkeley, CA: University of California."},{"key":"jaras.2012070105-2","doi-asserted-by":"crossref","unstructured":"Ciordas, C., Goossens, K., Basten, T., Radulescu, A., & Boon, A. (2006). Transaction monitoring in networks on chip: The on-chip run-time perspective. In Proceedings of the International Symposium on Industrial Embedded Systems (pp. 1-10).","DOI":"10.1109\/IES.2006.357464"},{"key":"jaras.2012070105-3","author":"W. J.Dally","year":"1997","journal-title":"Digital system engineering"},{"key":"jaras.2012070105-4","doi-asserted-by":"crossref","unstructured":"Guang, L., & Jantsch, A. (2006). Adaptive power management for the on-chip communication network. In Proceedings of the 9th Euromicro DSD Conference (pp. 649-656).","DOI":"10.1109\/DSD.2006.21"},{"issue":"5","key":"jaras.2012070105-5","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1016\/j.micpro.2009.12.002","article-title":"Interconnection alternatives for hierarchical monitoring communication in parallel SoCs.","volume":"34","author":"L.Guang","year":"2010","journal-title":"Microprocessors and Microsystems"},{"issue":"2","key":"jaras.2012070105-6","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/MC.2006.69","article-title":"Self-managing software.","volume":"39","author":"M. G.Hinchey","year":"2006","journal-title":"Computer"},{"key":"jaras.2012070105-7","author":"P.Horn","year":"2001","journal-title":"Autonomic computing: IBM's perspective on the state of information technology (Tech. Rep.)"},{"key":"jaras.2012070105-8","doi-asserted-by":"crossref","DOI":"10.1007\/b105353","author":"A.Jantsch","year":"2003","journal-title":"Networks on chip"},{"key":"jaras.2012070105-9","doi-asserted-by":"crossref","unstructured":"Kahng, A. B., Li, B., Peh, L., & Samadi, K. (2009). ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Conference on Design, Automation and Test in Europe (pp. 423-428).","DOI":"10.1109\/DATE.2009.5090700"},{"key":"jaras.2012070105-10","doi-asserted-by":"crossref","unstructured":"Latif, K., Niazi, M., Tenhunen, H., Seceleanu, T., & Sezer, S. (2008). Application development flow for on-chip distributed architectures. In Proceeding of the IEEE International SOC Conference (pp. 163-168).","DOI":"10.1109\/SOCC.2008.4641503"},{"key":"jaras.2012070105-11","doi-asserted-by":"crossref","unstructured":"Li, B., Peh, L., & Patra, P. (2008). Impact of process and temperature variations on network-on-chip design exploration. In Proceedings of the Second ACM\/IEEE International Symposium on Networks-on-Chip (pp. 117-126).","DOI":"10.1109\/NOCS.2008.4492731"},{"key":"jaras.2012070105-12","author":"Z.Lu","year":"2008","journal-title":"Network-on-chip benchmarking specification Part 2: Microbenchmark Specification version 1.0 (Tech. Rep.)"},{"key":"jaras.2012070105-13","doi-asserted-by":"crossref","unstructured":"Madduri, S., Vadlamani, R., Burleson, W., & Tessier, R. (2009). A monitor interconnect and support subsystem for multicore processors. In Proceedings of the Conference on Design, Automation and Test in Europe (pp. 761-766).","DOI":"10.1109\/DATE.2009.5090766"},{"key":"jaras.2012070105-14","doi-asserted-by":"crossref","unstructured":"Miranda, M., Dierickx, B., Zuber, P., Dobrovoln, P., Kutscherauer, F., Roussel, P., & Poliakov, P. (2009). Variability aware modeling of SoCs: From device variations to manufactured system yield. In Proceedings of the Quality Electronic Design Quality of Electronic Design (pp. 547-553).","DOI":"10.1109\/ISQED.2009.4810353"},{"key":"jaras.2012070105-15","doi-asserted-by":"crossref","unstructured":"Miro Panades, I., & Greiner, A. (2007). Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures. In Proceedings of the International Symposium on Networks-on-Chip (pp. 83-94).","DOI":"10.1109\/NOCS.2007.14"},{"key":"jaras.2012070105-16","doi-asserted-by":"crossref","unstructured":"Nose, K., & Sakurai, T. (2000). Optimization of VDD and VTH for low-power and high speed applications. In Proceedings of the Asia and South Pacific Design Automation Conference (pp. 469-474).","DOI":"10.1145\/368434.368755"},{"key":"jaras.2012070105-17","doi-asserted-by":"crossref","unstructured":"Ogras, U. Y., Marculescu, R., & Marculescu, D. (2008). Variation-adaptive feedback control for networks-on-chip with multiple clock domains. In Proceedings of the Design Automation Conference (pp. 614-619).","DOI":"10.1145\/1391469.1391627"},{"issue":"2","key":"jaras.2012070105-18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1516533.1516538","article-title":"Self-adaptive software: Landscape and research challenges.","volume":"4","author":"M.Salehie","year":"2009","journal-title":"ACM Transactions on Autonomous and Adaptive Systems"},{"key":"jaras.2012070105-19","doi-asserted-by":"crossref","unstructured":"Shang, L., Peh, L.-S., & Jha, N. K. (2003). Dynamic voltage scaling with links for power optimization of interconnection networks. In Proceedings of the 9th international Symposium on High-Performance Computer Architecture (p. 91).","DOI":"10.1109\/HPCA.2003.1183527"},{"issue":"6","key":"jaras.2012070105-20","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1109\/MDT.2006.145","article-title":"ElastIC: An adaptive self-healing architecture for unpredictable silicon.","volume":"23","author":"D.Sylvester","year":"2006","journal-title":"IEEE Design & Test of Computers"},{"issue":"5","key":"jaras.2012070105-21","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1109\/MDT.2007.151","article-title":"A survey and taxonomy of GALS design styles.","volume":"24","author":"P.Teehan","year":"2007","journal-title":"IEEE Design & Test of Computers"},{"issue":"4","key":"jaras.2012070105-22","doi-asserted-by":"crossref","first-page":"1130","DOI":"10.1109\/JSSC.2009.2013772","article-title":"A 167-processor computational platform in 65 nm CMOS.","volume":"44","author":"D. N.Truong","year":"2009","journal-title":"IEEE Journal of Solid-state Circuits"},{"key":"jaras.2012070105-23","doi-asserted-by":"crossref","unstructured":"Truscan, D., Lilius, J., Seceleanu, T., & Tenhunen, H. (2008). A model-based design process for the SegBus distributed architecture. In Proceedings of the 15th IEEE International Conference on Engineering of Computer-Based Systems (pp. 307-316).","DOI":"10.1109\/ECBS.2008.44"},{"issue":"1","key":"jaras.2012070105-24","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","article-title":"An 80-Tile Sub-100-W TeraFLOPS Processor in 65nm CMOS.","volume":"43","author":"S. R.Vangal","year":"2008","journal-title":"IEEE Journal of Solid-state Circuits"},{"key":"jaras.2012070105-25","doi-asserted-by":"crossref","unstructured":"Vermeulen, B., & Goossens, K. (2009). A Network-on-Chip monitoring infrastructure for communication-centric debug of embedded multi-processor SoCs. In Proceedings of the International Symposium on Very Large System Integration Design, Automation and Test (pp. 183-186).","DOI":"10.1109\/VDAT.2009.5158125"},{"key":"jaras.2012070105-26","unstructured":"Wang, M., Madhyastha, T., Chan, N. H., Papadimitriou, S., & Faloutsos, C. (2002). Data mining meets performance evaluation: fast algorithms for modeling bursty traffic. In Proceedings of the 18th International Conference on Data Engineering (pp. 507-516)."},{"issue":"5","key":"jaras.2012070105-27","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","article-title":"On-chip interconnection architecture of the tile processor.","volume":"27","author":"D.Wentzlaff","year":"2007","journal-title":"IEEE Micro"},{"key":"jaras.2012070105-28","doi-asserted-by":"crossref","unstructured":"West, P. E., Peress, Y., Tyson, G. S., & McKee, S. A. (2009). Core monitors: Monitoring performance in multicore processors. In Proceedings of the 6th ACM Conference on Computing Frontiers (pp. 31-40).","DOI":"10.1145\/1531743.1531751"}],"container-title":["International Journal of Adaptive, Resilient and Autonomic Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=69821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T12:27:14Z","timestamp":1654086434000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jaras.2012070105"}},"subtitle":["Architecture and Case Study"],"short-title":[],"issued":{"date-parts":[[2012,7,1]]},"references-count":29,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,7]]}},"URL":"https:\/\/doi.org\/10.4018\/jaras.2012070105","relation":{},"ISSN":["1947-9220","1947-9239"],"issn-type":[{"value":"1947-9220","type":"print"},{"value":"1947-9239","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7,1]]}}}