{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:23:01Z","timestamp":1743063781325},"reference-count":27,"publisher":"IGI Global","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7,1]]},"abstract":"<p>This paper proposes three ILP-based static thermal-aware mapping algorithms for 3D Networks-on-Chip (NoC). With these three mapping algorithms, the authors explore the thermal constraints and their effects on temperature and performance. Through complexity analysis, the authors show that the first algorithm, an optimal one, is not suitable for 3D NoCs. Therefore, the authors develop two approximation algorithms and analyze their algorithmic complexities to show their proficiency. According to simulation results, mapping algorithms that employ direct thermal calculation to minimize the temperature reduce the peak temperature by up to 24% and 22%, for the benchmarks that have the highest communication rate and largest number of tasks, respectively. This peak temperature reduction comes at the price of a higher power-delay product. The authors\u2019 exploration shows that considering power balancing early in the mapping algorithm does not affect chip temperature. Moreover, the authors show that considering explicit performance constraints in the thermal mapping has no major effect on performance.<\/p>","DOI":"10.4018\/jaras.2013070103","type":"journal-article","created":{"date-parts":[[2013,12,2]],"date-time":"2013-12-02T15:00:01Z","timestamp":1385996401000},"page":"42-60","source":"Crossref","is-referenced-by-count":3,"title":["Exploration of Temperature Constraints for Thermal-Aware Mapping of 3D Networks-on-Chip"],"prefix":"10.4018","volume":"4","author":[{"given":"Parisa Khadem","family":"Hamedani","sequence":"first","affiliation":[{"name":"The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"}]},{"given":"Shaahin","family":"Hessabi","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"}]},{"given":"Hamid","family":"Sarbazi-Azad","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran, & Institute for Research in Fundamental Sciences (IPM), Tehran, Iran"}]}],"member":"2432","reference":[{"key":"jaras.2013070103-0","unstructured":"Addo-Quaye, C. (2005, Sept). Thermal-aware mapping and placement for 3-D NoC designs. In Proceedings of the International SOC Conference, VA."},{"key":"jaras.2013070103-1","doi-asserted-by":"publisher","DOI":"10.1287\/moor.8.2.273"},{"issue":"2","key":"jaras.2013070103-2","first-page":"113","article-title":"NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. Transaction on Parallel and Distributed.","volume":"16","author":"D.Bertozzi","year":"2005","journal-title":"Systems"},{"key":"jaras.2013070103-3","unstructured":"Chou, C., & Marculescu, R. (2008). Contention-aware application mapping for Network-on-Chip communication architectures. In Proceedings of the International Conference on Computer Design, CA."},{"key":"jaras.2013070103-4","doi-asserted-by":"crossref","unstructured":"Cong, J., Luo, G., Wei, J., & Zhang, Y. (2007). Thermal-aware 3D IC placement via transformation. In Proceedings of the Asia and South Pacific Design Automation Conference, Yokohama, Japan.","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"jaras.2013070103-5","doi-asserted-by":"crossref","unstructured":"Cong, J., & Zhang, Y. (2005). Thermal via planning for 3-D ICs. In PRoceedings of the International Conference on Computer-Aided Design.","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"jaras.2013070103-6","author":"W.Dally","year":"2003","journal-title":"Principles and practices of interconnection networks"},{"key":"jaras.2013070103-7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021008"},{"key":"jaras.2013070103-8","doi-asserted-by":"crossref","unstructured":"Donald, J., & Martonosi, M. (2006). Techniques for multicore thermal management: Classification and new exploration. In Proceedings of the International Symposium on Computer Architecture (Vol. 34, no. 2, pp. 78-88).","DOI":"10.1145\/1150019.1136493"},{"key":"jaras.2013070103-9","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-74759-0"},{"key":"jaras.2013070103-10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"jaras.2013070103-11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882474"},{"key":"jaras.2013070103-12","unstructured":"Hung, W., et al. (2004,). Thermal-aware IP virtualization and placement for Networks-on-Chip architecture. In Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors."},{"key":"jaras.2013070103-13","unstructured":"Im, S., & Banerjee, K. (2000). Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs. In Proceedings of the International Electron Devices Meeting."},{"key":"jaras.2013070103-14","doi-asserted-by":"crossref","DOI":"10.1007\/b105353","author":"A.Jantsch","year":"2003","journal-title":"Network on chip"},{"key":"jaras.2013070103-15","doi-asserted-by":"crossref","unstructured":"Kahng, A., Li, B., Peh, L.-S., & Samadi, K. (2009). ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Conference on Design, Automation and Test in Europe (pp. 423\u2013428).","DOI":"10.1109\/DATE.2009.5090700"},{"key":"jaras.2013070103-16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"jaras.2013070103-17","doi-asserted-by":"crossref","unstructured":"Murali, S., et al. (2007). Temperature-aware processor frequency assignment for MPSoCs using convex optimization. In Proceedings of the Int. Conf. Hardware\/Software Codesign and System Synthesis, Salzburg, Austria.","DOI":"10.1145\/1289816.1289845"},{"key":"jaras.2013070103-18","doi-asserted-by":"crossref","unstructured":"Murali, S., & De Micheli, G. (2004). Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings Design, Automation and Test in Europe Conference and Exhibition (Vol.2, pp. 896- 901).","DOI":"10.1109\/DATE.2004.1269002"},{"key":"jaras.2013070103-19","author":"V. F.Pavlidis","year":"2009","journal-title":"Three-dimensional integrated circuit design"},{"key":"jaras.2013070103-20","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.879797"},{"key":"jaras.2013070103-21","unstructured":"Schmitz, M. (2003). Energy minimization techniques for distributed embedded systems. Unpublished doctoral dissertation, School Electron. Comput. Sci., Univ. Southampton, Southampton, U.K."},{"key":"jaras.2013070103-22","unstructured":"Semiconductor association, the international technology roadmap for semiconductors (ITRS). (2009)."},{"key":"jaras.2013070103-23","doi-asserted-by":"publisher","DOI":"10.1109\/43.828554"},{"key":"jaras.2013070103-24","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.09.031"},{"key":"jaras.2013070103-25","doi-asserted-by":"crossref","unstructured":"Weerasekera, R., et al. (2009). Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs). In Proceedings of the Workshop on 3-D Integration, DATE Conference.","DOI":"10.1109\/DATE.2010.5457013"},{"key":"jaras.2013070103-26","doi-asserted-by":"crossref","unstructured":"Zhou, W., Zhang, Y., & Mao, Z. (2006, Dec). Pareto based multi-objective mapping IP cores onto NoC architectures. In Proceedings of the Asia Pacific Conference on Circuits and Systems, Singapore.","DOI":"10.1109\/APCCAS.2006.342418"}],"container-title":["International Journal of Adaptive, Resilient and Autonomic Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=95746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,2]],"date-time":"2022-06-02T00:02:06Z","timestamp":1654128126000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jaras.2013070103"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2013,7,1]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,7]]}},"URL":"https:\/\/doi.org\/10.4018\/jaras.2013070103","relation":{},"ISSN":["1947-9220","1947-9239"],"issn-type":[{"value":"1947-9220","type":"print"},{"value":"1947-9239","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7,1]]}}}