{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T05:40:08Z","timestamp":1777527608152,"version":"3.51.4"},"reference-count":23,"publisher":"IGI Global","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4,1]]},"abstract":"<p>In this paper, the authors discuss a real-time on-chip communication service with a priority-based wormhole switching policy. The authors present a novel off-line schedulability analysis approach, worst case network latency analysis. By evaluating diverse inter-relationships and service attributes among the traffic flows, this approach can predict the packet network latency for all practical situations. The simulation results provide evidence that communication latency calculated using the real time analysis approach is safe, closely matching the figures obtained from simulation.<\/p>","DOI":"10.4018\/jertcs.2010040101","type":"journal-article","created":{"date-parts":[[2010,4,19]],"date-time":"2010-04-19T23:17:43Z","timestamp":1271719063000},"page":"1-22","source":"Crossref","is-referenced-by-count":33,"title":["Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching"],"prefix":"10.4018","volume":"1","author":[{"given":"Zheng","family":"Shi","sequence":"first","affiliation":[{"name":"University of York, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Burns","sequence":"additional","affiliation":[{"name":"University of York, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leandro Soares","family":"Indrusiak","sequence":"additional","affiliation":[{"name":"University of York, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"2432","reference":[{"key":"jertcs.2010040101-0","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1049\/sej.1993.0034","article-title":"Applying new scheduling theory to static priority pre-emptive scheduling.","volume":"8","author":"N.Audsley","year":"1993","journal-title":"Software Engineering Journal"},{"key":"jertcs.2010040101-1","doi-asserted-by":"publisher","DOI":"10.1109\/71.707545"},{"key":"jertcs.2010040101-2","doi-asserted-by":"crossref","unstructured":"Benini, L., & De Micheli, G. (2001). Powering networks on chips. In Proceedings of the International Symposium on System Synthesis.","DOI":"10.1145\/500001.500009"},{"key":"jertcs.2010040101-3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"jertcs.2010040101-4","doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., & Sparso, J. (2004). Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip. In Proceedings of the 2nd Norchip Conference.","DOI":"10.1109\/NORCHP.2004.1423875"},{"key":"jertcs.2010040101-5","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"jertcs.2010040101-6","doi-asserted-by":"crossref","unstructured":"Dally, W., & Towles, B. (2001). Route packets, not wires: On-chip interconnection networks. In Proceedings of the 38th Desing Automation Conference (DAC).","DOI":"10.1145\/378239.379048"},{"key":"jertcs.2010040101-7","author":"J.Duato","year":"2002","journal-title":"Interconnection networks: an engineering approach"},{"key":"jertcs.2010040101-8","doi-asserted-by":"crossref","unstructured":"Furber, S., & Bainbridge, J. (2005). Future trends in SoC interconnect. In Proceedings of the IEEE international symposium on VLSI design, automation and test.","DOI":"10.1109\/ISSOC.2005.1595673"},{"key":"jertcs.2010040101-9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"jertcs.2010040101-10","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19971369"},{"key":"jertcs.2010040101-11","doi-asserted-by":"crossref","unstructured":"Henkel, J., Wolf, W., & Chakradhar, S. (2004). On-chip networks: A scalable, communication-centric embedded system design paradigm. In Proceedings of the 17th International Conference on VLSI Design.","DOI":"10.1109\/ICVD.2004.1261037"},{"key":"jertcs.2010040101-12","doi-asserted-by":"crossref","unstructured":"Indrusiak, L., Ost, L., M\u00f6ller, L., Moraes, F., & Glesner, M. (2008). Applying UML Interactions and Actor-oriented Simulation to the Design Space Exploration of Network-on-Chip Interconnects. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (pp. 491-494).","DOI":"10.1109\/ISVLSI.2008.20"},{"key":"jertcs.2010040101-13","unstructured":"Kavaldjiev, N., & Smit, G. (2003). A survey of efficient on-chip communications for SoC. In Proceedings of the 4th Progress Symposium on Embedded Systems, 129-140."},{"key":"jertcs.2010040101-14","unstructured":"Kim, B., Kim, J., Hong, S., & Lee, S. (1998). A real-time communication method for wormhole switching networks. In Proceedings of the International Conference on Parallel Processing."},{"key":"jertcs.2010040101-15","doi-asserted-by":"crossref","unstructured":"Lehoczky, J. (1990). Fixed priority scheduling of periodic task sets with arbitrary deadlines. In Proceedings of the IEEE Real Time Sytem Symposium.","DOI":"10.1109\/REAL.1990.128748"},{"key":"jertcs.2010040101-16","doi-asserted-by":"crossref","unstructured":"Liu, C., & Layland, J. (1973). Scheduling algorithms for multiprogramming in a hard-real-time environment. Journal of the Association for computing Machinery, 20(1), 46-61.","DOI":"10.1145\/321738.321743"},{"key":"jertcs.2010040101-17","doi-asserted-by":"crossref","unstructured":"Lu, Z., Jantsch, A., & Sander, I. (2005). Feasibility analysis of messages for on-chip networks using wormhole routing. In Proceedings of the Conferenece on Asia South Pacific Design Automation.","DOI":"10.1145\/1120725.1120767"},{"key":"jertcs.2010040101-18","doi-asserted-by":"crossref","unstructured":"Maatta, S., Indrusiak, L., Ost, L., Moller, L., Nurmi, J., Glesner, M., et al. (2008). Validation of executable application models mapped onto network-on-chip platforms. In Proceedings of the International Symposium on Industrial Embedded Systems.","DOI":"10.1109\/SIES.2008.4577689"},{"key":"jertcs.2010040101-19","doi-asserted-by":"crossref","unstructured":"Moraes, F., Calazans, N., Mello, A., M\u00f6ller, L., & Ost, L. (2004). HERMES: an infrastructure for low area overhead packet-switching networks on chip. Integration, the VLSI Journal, 38(1), 69-93.","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"jertcs.2010040101-20","doi-asserted-by":"crossref","unstructured":"Mutka, M. (1994). Using rate monotonic scheduling technology for real-timecommunications in a wormhole network. In Proceedings of the 2nd workshop on parallel and distributed real time systems.","DOI":"10.1109\/WPDRTS.1994.365629"},{"key":"jertcs.2010040101-21","doi-asserted-by":"crossref","unstructured":"Ni, L., & McKinley, P. (1993). A survey of wormhole routing techniques in direct networks. IEEE computer, 26(2), 62-76.","DOI":"10.1109\/2.191995"},{"key":"jertcs.2010040101-22","doi-asserted-by":"publisher","DOI":"10.1007\/BF01088593"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=42983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T20:32:36Z","timestamp":1654115556000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2010040101"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2010,4,1]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,4]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2010040101","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4,1]]}}}