{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T15:17:31Z","timestamp":1781104651245,"version":"3.54.1"},"reference-count":28,"publisher":"IGI Global Scientific Publishing","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4,1]]},"abstract":"<p>In this paper, the authors present a formal specification of a novel design paradigm, hierarchical agent monitored SoCs (HAMSOC). The paradigm motivates dynamic monitoring in a hierarchical and distributed manner, with adaptive agents embedded for local and global operations. Formal methods are of essential importance to the development of such a novel and complex platform. As the initial effort, functional specification is indispensable to the non-ambiguous system modeling before potential property verification. The formal specification defines the manner by which the system can be constructed with hierarchical components and the representation of run-time information in modeling entities and every type of the monitoring operations. The syntax follows the standard set theory with additional glossary and notations introduced to facilitate practical SoC design process. A case study of hierarchical monitoring for power management in NoC (Network-on-chip), written with the formal specification, is demonstrated.<\/p>","DOI":"10.4018\/jertcs.2010040105","type":"journal-article","created":{"date-parts":[[2010,4,19]],"date-time":"2010-04-19T19:17:43Z","timestamp":1271704663000},"page":"86-105","source":"Crossref","is-referenced-by-count":6,"title":["Hierarchical Agent Monitored Parallel On-Chip System"],"prefix":"10.4018","volume":"1","author":[{"given":"Liang","family":"Guang","sequence":"first","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jouni","family":"Isoaho","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"jertcs.2010040105-0","unstructured":"Asanovic, K., Bodik, R., Catanzaro, B. C., Gebis, J. J., Husbands, P., Keutzer, K., et al. (2006). The Landscape of Parallel Computing Research: A View from Berkeley (Tech. Rep. No.UCB\/EECS-2006-183). Berkeley, CA: University of California, Berkeley."},{"key":"jertcs.2010040105-1","doi-asserted-by":"crossref","unstructured":"Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Leung, V., et al. (2008). TILE64 Processor: A 64-Core SoC with Mesh Interconnect. In Proceedings of the Digest of Technical Papers of IEEE International Solid-State Circuits Conference, San Francisco, CA (pp. 88-598). Washington, DC: IEEE.","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"jertcs.2010040105-2","doi-asserted-by":"crossref","unstructured":"Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., & De, V. (2003). Parameter variations and impact on circuits and microarchitecture. In Proceedings of the Design Automation Conference (pp. 338-342).","DOI":"10.1145\/775832.775920"},{"key":"jertcs.2010040105-3","unstructured":"Brooks, D., & Martonosi, M. (2001). Dynamic thermal management for high-performance microprocessors. In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (pp.171-182). New York: ACM."},{"key":"jertcs.2010040105-4","unstructured":"Chen, C.-S. (2008). On-chip current and power measurement techniques for integrated circuits with regulated power. Doctoral dissertation, University of Rhode Island."},{"key":"jertcs.2010040105-5","doi-asserted-by":"publisher","DOI":"10.1145\/333151.333156"},{"key":"jertcs.2010040105-6","doi-asserted-by":"crossref","unstructured":"Ciordas, C., Hansson, A., Goossens, K., & Basten, T. (2006). A Monitoring-Aware Network-on-Chip Design Flow. In Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools DSD, Los Alamitosa, CA (pp. 97-106). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DSD.2006.11"},{"key":"jertcs.2010040105-7","doi-asserted-by":"publisher","DOI":"10.1109\/5.558710"},{"key":"jertcs.2010040105-8","unstructured":"Guang, L., & Jantsch, A. (2006). Adaptive Power Management for the On-Chip Communication Network. In Proceedings of the 9th EUROMICRO DSD Conference, Los Alamitos, CA (pp. 649-656). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2010040105-9","doi-asserted-by":"crossref","unstructured":"Guang, L., Nigussie, E., Koskinen, L., & Tenhunen, H. (2009). Autonomous DVFS on Supply Islands for Energy-Constrained NoC Communication. In Proceedings of ARCS 09 (LNCS 5545, pp. 183-194). Berlin: Springer Verlag.","DOI":"10.1007\/978-3-642-00454-4_19"},{"key":"jertcs.2010040105-10","doi-asserted-by":"crossref","unstructured":"Isci, C., Buyuktosunoglu, A., Cher, C.-Y., Bose, P., & Martonosi, M. (2006), An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget. In Proceedings Of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (pp.347-358). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/MICRO.2006.8"},{"key":"jertcs.2010040105-11","doi-asserted-by":"crossref","unstructured":"Karnik, T., De, V., & Borkar, S. (2004). Statistical design for variation tolerance: key to continued Moore's law. In Proceedings of the International Conference on Integrated Circuit Design and Technology (ICICDT '04) (pp. 175-176).","DOI":"10.1109\/ICICDT.2004.1309939"},{"key":"jertcs.2010040105-12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1160055"},{"issue":"12","key":"jertcs.2010040105-13","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/43.898830","article-title":"System-level design: orthogonalization of concerns and platform-based design.","volume":"19","author":"K.Keutzer","year":"2000","journal-title":"IEEE Transactions on CAD"},{"key":"jertcs.2010040105-14","unstructured":"Naji, H. R., Wells, B. E., & Aborizka, M. (2002). Hardware agents. In proceedings of the 11th International Conference on Intelligent Systems on Emerging Technologies, Boston, MA."},{"key":"jertcs.2010040105-15","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2004.02.002"},{"key":"jertcs.2010040105-16","author":"H. V. D.Parunak","year":"1998","journal-title":"Practical and industrial applications of agent-based systems (Tech. Rep.)"},{"key":"jertcs.2010040105-17","unstructured":"Rabaey, J. M. (2007). Scaling the Power Wall: Revisiting the Low-Power Design Rules. Paper presented at the Keynote speech at SoC 07 Symposium, Tampere, Finland."},{"key":"jertcs.2010040105-18","doi-asserted-by":"publisher","DOI":"10.1007\/1-84628-271-3_10"},{"key":"jertcs.2010040105-19","first-page":"1556","article-title":"Distributed peak power management for many-core architectures","author":"J.Sartori","year":"2009","journal-title":"Proceedings Of the Design"},{"key":"jertcs.2010040105-20","unstructured":"Shang, L., Peh, L.-S., & Jha, N. K. (2003), Dynamic voltage scaling with links for power optimization of interconnection networks. In Proceedings of the 9th international Symposium on High-Performance Computer Architecture.Washington, DC: IEEE Computer Society."},{"key":"jertcs.2010040105-21","doi-asserted-by":"publisher","DOI":"10.1016\/0004-3702(93)90034-9"},{"key":"jertcs.2010040105-22","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.43"},{"key":"jertcs.2010040105-23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.145"},{"key":"jertcs.2010040105-24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"jertcs.2010040105-25","unstructured":"Wang, D., & Cao, J. (2003). On optimal hierarchical configuration of distributed systems on mesh and hypercube. In Proceedings of the International Parallel and Distributed Processing Symposium. Washington, DC: IEEE Computer Society."},{"key":"jertcs.2010040105-26","unstructured":"Yin, A. W., Guang, L., Liljeberg, P., Rantala, P., Nigussie, E., Isoaho, J., et al. (2008). Hierarchical Agent Architecture for Scalable NoC Design with Online Monitoring Services. In Proceedins of the First International Workshop on Network on Chip Architectures (pp. 58-63)."},{"key":"jertcs.2010040105-27","doi-asserted-by":"crossref","unstructured":"Yin, A. W., Guang, L., Nigussie, E., Liljeberg, P., & Tenhunen, H. (2009). Architectural Exploration of Per-Core DVFS for Energy-Constrained On-Chip Networks. In Proceedings of the Euromicro DSD (Digital System Design) conference 2009, Los Alamitos, CA (pp. 141-146). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DSD.2009.197"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=42987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T16:33:38Z","timestamp":1654101218000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2010040105"}},"subtitle":["A Novel Design Paradigm and its Formal Specification"],"short-title":[],"issued":{"date-parts":[[2010,4,1]]},"references-count":28,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,4]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2010040105","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4,1]]}}}