{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T14:44:03Z","timestamp":1781102643833,"version":"3.54.1"},"reference-count":16,"publisher":"IGI Global Scientific Publishing","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10,1]]},"abstract":"<p>In many kernels of multimedia applications, the working set is predictable, making it possible to schedule the data transfers before the computation. Many other kernels, however, process data that is known just before it is needed or have working sets that do not fit in the scratchpad memory. Furthermore, multimedia kernels often access two or higher dimensional data structures and conventional software caches have difficulties to exploit the data locality exhibited by these kernels. For such kernels, the authors present a Multidimensional Software Cache (MDSC), which stores 1- 4 dimensional blocks to mimic in cache the organization of the data structure. Furthermore, it indexes the cache using the matrix indices rather than linear memory addresses. MDSC also makes use of the lower overhead of Direct Memory Access (DMA) list transfers and allows exploiting known data access patterns to reduce the number of accesses to the cache. The MDSC is evaluated using GLCM, providing an 8% performance improvement compared to the IBM software cache. For MC, several optimizations are presented that reduce the number of accesses to the MDSC.<\/p>","DOI":"10.4018\/jertcs.2010100101","type":"journal-article","created":{"date-parts":[[2011,2,15]],"date-time":"2011-02-15T15:25:48Z","timestamp":1297783548000},"page":"1-20","source":"Crossref","is-referenced-by-count":2,"title":["A Multidimensional Software Cache for Scratchpad-Based Systems"],"prefix":"10.4018","volume":"1","author":[{"given":"Arnaldo","family":"Azevedo","sequence":"first","affiliation":[{"name":"Delft University of Technology, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Berlin, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"jertcs.2010100101-0","doi-asserted-by":"crossref","unstructured":"Alvarez, M., Salami, E., Ramirez, A., & Valero, M. (2007). HD-VideoBench: A benchmark for evaluating high definition digital video applications. In Workload Characterization (pp. 120-125). Washington, DC: IEEE Computer Society. DOI:10.1109\/IISWC.2007.4362188","DOI":"10.1109\/IISWC.2007.4362188"},{"key":"jertcs.2010100101-1","doi-asserted-by":"crossref","unstructured":"Azevedo, A., Zatt, B., Agostini, L., & Bampi, S. (2007). MoCHA: A bi-predictive motion compensation hardware for H.264\/AVC decoder targeting HDTV. In Circuits and Systems (pp. 1617-1620). DOI: 10.1109\/ISCAS.2007.378828","DOI":"10.1109\/ISCAS.2007.378828"},{"key":"jertcs.2010100101-2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85261-2_9"},{"key":"jertcs.2010100101-3","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Lee, B., Balakrishnan, M., & Marwedel, P. (2002). Scratchpad memory: A design alternative for cache on-chip memory in embedded systems. In Proceedings of Hardware\/Software Codesign, Estes Park (pp. 73-78). New York: ACM. DOI:10.1145\/774789.774805","DOI":"10.1145\/774789.774805"},{"key":"jertcs.2010100101-4","doi-asserted-by":"crossref","unstructured":"Chen, T., Zhang, T., Sura, Z., & Tallada, M. G. (2008). Prefetching irregular references for software cache on Cell. In Code Generation and Optimization (pp. 155-164). New York: ACM. DOI: 10.1145\/1356058.1356079","DOI":"10.1145\/1356058.1356079"},{"key":"jertcs.2010100101-5","unstructured":"Edler, J., & Hill, M. D. (2010). Dinero IV trace-driven uniprocessor cache simulator. Retrieved January 28, 2010, from http:\/\/pages.cs.wisc.edu\/~markhill\/DineroIV\/"},{"key":"jertcs.2010100101-6","unstructured":"Example Library API Reference. (2010). Retrieved January 28, 2010, from https:\/\/www-01.ibm.com\/chips\/techlib\/techlib.nsf\/techdocs\/3B6ED257EE6235D900257353006E0F6A\/$file\/SDK_Example_Library_API_v3.0.pdf"},{"key":"jertcs.2010100101-7","doi-asserted-by":"crossref","unstructured":"Gonzalez, M., Vujic, N., Martorell, X., Ayguade, E., Eichenberger, A. E., Chen, T., et al. (2008). Hybrid access-specific software cache techniques for the Cell BE architecture. In Parallel Architectures and Compilation Techniques (pp. 292-302). New York: ACM. DOI: 10.1145\/1454115.1454156","DOI":"10.1145\/1454115.1454156"},{"key":"jertcs.2010100101-8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"jertcs.2010100101-9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"jertcs.2010100101-10","doi-asserted-by":"crossref","unstructured":"Lee, J., Seo, S., Kim, C., Kim, J., Chun, P., Sura, Z., et al. (2008). COMIC: A coherent shared memory interface for Cell-BE. In Parallel Architectures and Compilation Techniques (pp. 303-314). New York: ACM. DOI: 10.1145\/1454115.1454157","DOI":"10.1145\/1454115.1454157"},{"key":"jertcs.2010100101-11","unstructured":"Power Architecture Version 2.02. (2010). Retrieved January 28, 2010, from http:\/\/www-106.ibm.com\/developerworks\/eserver\/library\/es-archguide-v2.html"},{"key":"jertcs.2010100101-12","unstructured":"Senthil, G., Gudla, S., & Baruah, P. K. (2008). Exploring software cache on the Cell BE processor. In High Performance Computing (p. 5)."},{"key":"jertcs.2010100101-13","doi-asserted-by":"crossref","unstructured":"Seo, S., Lee, J., & Sura, Z. (2009). Design and implementation of software-managed caches for multicores with local memory. In High Performance Computer Architecture (pp. 55-66). DOI:10.1109\/HPCA.2009.4798237","DOI":"10.1109\/HPCA.2009.4798237"},{"key":"jertcs.2010100101-14","author":"A.Shahbahrami","year":"2008","journal-title":"Comparison between color and texture features for image retrieval"},{"key":"jertcs.2010100101-15","doi-asserted-by":"crossref","unstructured":"Zatt, B., Azevedo, A., Agostini, L., Susin, A., & Bampi, S. (2007). Memory hierarchy targeting bi-predictive motion compensation for H.264\/AVC decoder. In VLSI (pp. 445-446). Washington, DC: IEEE Computer Society. DOI:10.1109\/ISVLSI.2007.64","DOI":"10.1109\/ISVLSI.2007.64"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=47539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T14:52:42Z","timestamp":1654095162000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2010100101"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2010,10,1]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,10]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2010100101","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10,1]]}}}