{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T18:22:38Z","timestamp":1735582958741},"reference-count":33,"publisher":"IGI Global","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1,1]]},"abstract":"<p>This article presents an integrated environment for application scheduling, binding and routing used for the run-time reconfigurable, operator based, ROMA multimedia architecture. The environment is very flexible and after a minor modification can support other reconfigurable architectures. Currently, it supports the architecture model composed of a bank of single (double) port memories, two communication networks (with different topologies) and a set of run-time functionally reconfigurable non-pipelined and pipelined operators. The main novelty of this work is simultaneous solving of the scheduling, binding and routing tasks. This frequently generates optimal results, which has been shown by extensive experiments using the constraint programming paradigm. In order to show flexibility of our environment, we have used it in this article for optimization of application scheduling, binding and routing (the case of the non-pipelined execution model) and for design space exploration (case of the pipelined execution model).<\/p>","DOI":"10.4018\/jertcs.2012010101","type":"journal-article","created":{"date-parts":[[2012,4,3]],"date-time":"2012-04-03T15:25:04Z","timestamp":1333466704000},"page":"1-30","source":"Crossref","is-referenced-by-count":1,"title":["Scheduling, Binding and Routing System for a Run-Time Reconfigurable Operator Based Multimedia Architecture"],"prefix":"10.4018","volume":"3","author":[{"given":"Erwan","family":"Raffin","sequence":"first","affiliation":[{"name":"Caps-enterprise, France"}]},{"given":"Christophe","family":"Wolinski","sequence":"additional","affiliation":[{"name":"IRISA\/University of Rennes 1, France"}]},{"given":"Fran\u00e7ois","family":"Charot","sequence":"additional","affiliation":[{"name":"INRIA Rennes\u2014Bretagne Atlantique, France"}]},{"given":"Emmanuel","family":"Casseau","sequence":"additional","affiliation":[{"name":"IRISA\/University of Rennes 1, France"}]},{"given":"Antoine","family":"Floc\u2019h","sequence":"additional","affiliation":[{"name":"INRIA Rennes\u2014Bretagne Atlantique, France"}]},{"given":"Krzysztof","family":"Kuchcinski","sequence":"additional","affiliation":[{"name":"Lund University, Sweden"}]},{"given":"St\u00e9phane","family":"Chevobbe","sequence":"additional","affiliation":[{"name":"CEA\u2014LIST, France"}]},{"given":"St\u00e9phane","family":"Guyetant","sequence":"additional","affiliation":[{"name":"CEA\u2014LIST, France"}]}],"member":"2432","reference":[{"key":"jertcs.2012010101-0","doi-asserted-by":"crossref","unstructured":"Baron, M. (2004). Trends in the use of re-configurable platforms. In Proceedings of the 41st Annual Design Automation Conference, San Diego, CA (pp. 415-415).","DOI":"10.1145\/996566.996685"},{"key":"jertcs.2012010101-1","doi-asserted-by":"crossref","unstructured":"Brenner, J., van der Veen, J., Fekete, S., Oliveira Filho, J., & Rosenstiel, W. (2006). Optimal simultaneous scheduling, binding and routing for processor-like reconfigurable architectures. In Proceedings of the International Conference on Field Programmable Logic and Applications, Madrid, Spain (pp. 527-534).","DOI":"10.1109\/FPL.2006.311262"},{"key":"jertcs.2012010101-2","unstructured":"Cervero, T., Lopez, S., & Sarmiento, R. (2009). Dynamically reconfigurable architectures for multimedia applications. In Proceedings of the 24th Conference on Design of Circuits and Integrated Systems, Zaragoza, Spain."},{"key":"jertcs.2012010101-3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008954218909"},{"key":"jertcs.2012010101-4","author":"C.Ekelin","year":"2000","journal-title":"Solving embedded system scheduling problems using constraint programming"},{"key":"jertcs.2012010101-5","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407931"},{"key":"jertcs.2012010101-6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048354"},{"key":"jertcs.2012010101-7","doi-asserted-by":"publisher","DOI":"10.1109\/79.826409"},{"key":"jertcs.2012010101-8","unstructured":"GeCoS. (2009). Generic compiler suite. Retrieved from http:\/\/gecos.gforge.inria.fr\/"},{"key":"jertcs.2012010101-9","unstructured":"Guo, Y. (2006). Mapping applications to a coarse-grained reconfigurable architecture (Unpublished doctoral dissertation). University of Twente, Enschede, The Netherlands."},{"key":"jertcs.2012010101-10","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3128-9_8"},{"key":"jertcs.2012010101-11","unstructured":"Hurbain, I., Ancourt, C., Irigoin, F., Barreteau, M., Museux, N., & Pasquier, F. (2006). A case study of design space exploration for embedded multimedia applications on SoCs. In Proceedings of the Seventeenth IEEE International Workshop on Rapid System Prototyping, Crete, Greece (pp. 133-139). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012010101-12","unstructured":"Jonsson, J., & Shin, K. G. (1997). A parametrized branch-and-bound strategy for scheduling precedence-constrained tasks on a multiprocessor system. In Proceedings of the International Conference on Parallel Processing (pp. 158-165). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012010101-13","doi-asserted-by":"crossref","unstructured":"J\u00f3wiak, L., Nedjah, N., & Figueroa, M. (2010). Modern development methods and tools for embedded reconfigurable systems: A survey. Integration, the VLSI Journal, 43(1), 1-33.","DOI":"10.1016\/j.vlsi.2009.06.002"},{"key":"jertcs.2012010101-14","doi-asserted-by":"crossref","unstructured":"Khan, S., Casseau, E., & Menard, D. (2009). Reconfigurable SWP Operator for Multimedia Processing. In Proceedings of the 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, Boston, MA (pp. 199-202). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ASAP.2009.13"},{"key":"jertcs.2012010101-15","unstructured":"Krithivasan, S., & Schulte, M. (2003). Multiplier architectures for media processing. In Proceedings of the Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA (Vol. 2, pp. 2193-2197). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012010101-16","doi-asserted-by":"crossref","unstructured":"Kuchcinski, K. (1998). An approach to high-level synthesis using constraint logic programming. In Proceedings of the 24th EUROMICRO Conference, V\u00e4ster\u00e5s, Sweden (pp. 74-82).","DOI":"10.1109\/EURMIC.1998.711780"},{"key":"jertcs.2012010101-17","doi-asserted-by":"publisher","DOI":"10.1145\/785411.785416"},{"key":"jertcs.2012010101-18","unstructured":"Kuchcinski, K., & Szymanek, R. (2009). JaCoP Library: User\u2019s Guide. Retrieved from http:\/\/www.jacop.eu"},{"key":"jertcs.2012010101-19","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(03)00075-4"},{"key":"jertcs.2012010101-20","doi-asserted-by":"crossref","unstructured":"Martin, K., Wolinski, C., Kuchcinski, K., Floch, A., & Charot, F. (2009). Constraint-driven instructions selection and application scheduling in the DURASE system. In Proceedings of the 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, Boston, MA (pp. 199-202). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ASAP.2009.19"},{"key":"jertcs.2012010101-21","doi-asserted-by":"crossref","unstructured":"Menard, D., Casseau, E., Khan, S., Sentieys, O., Chevobbe, S., Guyetant, S., & David, R. (2009). Reconfigurable operator based multimedia embedded processor. In J. Becker, R. Woods, P. Athanas, & F. Morgan (Eds.), Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications (LNCS 5453, pp. 39-49).","DOI":"10.1007\/978-3-642-00641-8_7"},{"key":"jertcs.2012010101-22","doi-asserted-by":"crossref","unstructured":"Menard, D., Nguyen, H.-N., Charot, F., Guyetant, S., Guillot, J., Raffin, E., & Casseau, E. (2011). Exploiting reconfigurable SWP operators for multimedia applications. In Proceedings of the 36th International Conference on Acoustics, Speech and Signal Processing, Prague, Czech Republic. Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ICASSP.2011.5946832"},{"key":"jertcs.2012010101-23","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.02.004"},{"key":"jertcs.2012010101-24","author":"F.Rossi","year":"2006","journal-title":"Handbook of constraint programming (foundations of artificial intelligence)"},{"key":"jertcs.2012010101-25","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2007.4341586"},{"key":"jertcs.2012010101-26","doi-asserted-by":"crossref","unstructured":"Schwehm, M., & Walter, T. (1994). Mapping and scheduling by genetic algorithms. In B. Buchberger & J. Volkert (Eds.), Proceedings of the Third Joint International Conference on Vector and Parallel Processing (LNCS 854, pp. 832-841).","DOI":"10.1007\/3-540-58430-7_72"},{"key":"jertcs.2012010101-27","unstructured":"Teich, J., Blickle, T., & Thiele, L. (1997). An evolutionary approach to system-level synthesis. In Proceedings of the 5th International Workshop on Hardware\/Software Co-Design (p. 167). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012010101-28","doi-asserted-by":"crossref","unstructured":"Wolinski, C., & Kuchcinski, K. (2008). Automatic selection of application-specific reconfigurable processor extensions. In Proceedings of the IEEE\/ACM Design Automation and Test in Europe, Munich, Germany (pp. 1214-1219). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DATE.2008.4484844"},{"key":"jertcs.2012010101-29","unstructured":"Wolinski, C., Kuchcinski, K., Martin, K., Raffin, E., & Charot, F. (2009). How constrains programming can help you in the generation of optimized application specific reconfigurable processor extensions. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (pp. 29-42). Las Vegas, NV: CSREA Press."},{"key":"jertcs.2012010101-30","doi-asserted-by":"publisher","DOI":"10.1145\/1640457.1640458"},{"key":"jertcs.2012010101-31","doi-asserted-by":"crossref","unstructured":"Wolinski, C., Kuchcinski, K., Raffin, E., & Charot, F. (2009). Architecture-driven synthesis of reconfigurable cells. In Proceedings of the 12th Euromicro Conference on Digital System Design, Patras, Greece (pp. 531-538). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DSD.2009.183"},{"key":"jertcs.2012010101-32","unstructured":"Yi, Y., Nousias, I., Milward, M., Khawam, S., Arslan, T., & Lindsay, I. (2006). System-level scheduling on instruction cell based reconfigurable systems. In Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany (pp. 381-386). Leuven, Belgium: European Design and Automation Association."}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=62990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T18:15:17Z","timestamp":1654107317000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2012010101"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2012,1,1]]},"references-count":33,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2012010101","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1,1]]}}}