{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T15:54:31Z","timestamp":1781106871147,"version":"3.54.1"},"reference-count":28,"publisher":"IGI Global Scientific Publishing","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,1,1]]},"abstract":"<p>Network on chip (NoC) has been proposed as a solution for addressing the design challenges of future high performance nanoscale architectures. In NoCs, the traditional routing schemes are routing packets through a single path or multiple paths from one source node to a destination node, minimizing the congestion in the routing architecture. Although these routing algorithms are moderately efficient, they are time dependent. To reduce overall data packet transmission time in the network, the authors consider a network with multiple sources and multiple destinations. Multi-dimensional routing problems appear naturally in several resource allocation problems, communication networks and wireless sensor networks. In this paper, the authors have constructed a deadlock-free multi-dimensional path routing algorithm for minimizing the congestion in NoC.<\/p>","DOI":"10.4018\/jertcs.2012010104","type":"journal-article","created":{"date-parts":[[2012,4,3]],"date-time":"2012-04-03T11:25:04Z","timestamp":1333452304000},"page":"70-81","source":"Crossref","is-referenced-by-count":5,"title":["Deadlock Free Routing Algorithm for Minimizing Data Packet Transmission in Network on Chip"],"prefix":"10.4018","volume":"3","author":[{"given":"K.","family":"Somasundaram","sequence":"first","affiliation":[{"name":"Amrita Vishwa Vidyapeetham, India, and University of Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[{"name":"University of Turku and Academy of Finland, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"jertcs.2012010104-0","author":"R. K.Ahuja","year":"1993","journal-title":"Network Flows: Theory, algorithm, and applications"},{"key":"jertcs.2012010104-1","doi-asserted-by":"publisher","DOI":"10.1109\/49.12875"},{"key":"jertcs.2012010104-2","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2007.892850"},{"key":"jertcs.2012010104-3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"jertcs.2012010104-4","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"jertcs.2012010104-5","doi-asserted-by":"publisher","DOI":"10.1109\/90.811453"},{"key":"jertcs.2012010104-6","doi-asserted-by":"crossref","unstructured":"Dall'Osso, M., Biccari, G., Giovannini, L., Bertozzi, D., & Benini, L. (2003). Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs. In Proceedings of the 21st International Conference on Computer Design (pp. 536-539).","DOI":"10.1109\/ICCD.2003.1240952"},{"key":"jertcs.2012010104-7","author":"W. J.Dally","year":"2003","journal-title":"Principles and practices of interconnection networks"},{"key":"jertcs.2012010104-8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"jertcs.2012010104-9","author":"G.De Michel","year":"2006","journal-title":"Network on Chips: Technology and tools"},{"key":"jertcs.2012010104-10","doi-asserted-by":"crossref","unstructured":"Faloutsos, M., Faloutsos, P., & Faloutsos, C. (1999). On power-law relationships of the Internet topology. In Proceedings of the ACM Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication (pp. 251-262).","DOI":"10.1145\/316194.316229"},{"key":"jertcs.2012010104-11","doi-asserted-by":"publisher","DOI":"10.1145\/48014.61051"},{"key":"jertcs.2012010104-12","unstructured":"Gourdin, E., & Klopfenstein, O. (2006). Comparison of different QoS-oriented Objectives for Muticommodity Flow Routing Optimization. In Proceedings of the International Conference on Telecommunications."},{"key":"jertcs.2012010104-13","author":"J. L.Gross","year":"2006","journal-title":"Graph theory and its applications"},{"key":"jertcs.2012010104-14","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/68432"},{"key":"jertcs.2012010104-15","unstructured":"Hochstein, J. M., & Weihe, K. (2007). Maximum s-t flow with k crossing on O(k3nlog n) time. In Proceedings of the Eighteenth Annual ACM-SIAM Symposium on Discrete Algorithms (pp. 843-847)."},{"key":"jertcs.2012010104-16","unstructured":"Jia, Y., Nikolaidis, I., & Gburzynki, P. (2001). Multiple path QoS routing. In Proceedings of the IEEE International Conference on Communications (pp. 2583-2587)."},{"key":"jertcs.2012010104-17","doi-asserted-by":"crossref","unstructured":"Lambrechts, A., Raghavan, P., Leroy, A., Talavera, G., Aa, T. V., Jayapala, M., et al. (2005). Power breakdown analysis for a heterogeneous NoC platform running a video application. In Proceedings of the 16th IEEE International Conference on Application-Specific Systems and Architecture Processors (pp. 23-25).","DOI":"10.1109\/ASAP.2005.52"},{"key":"jertcs.2012010104-18","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.2006.875032"},{"key":"jertcs.2012010104-19","doi-asserted-by":"crossref","unstructured":"Marinissen, E. J., Iyengar, V., & Chakrabarty, K. (2002). A set of benchmarks for modular testing of SOCs. In Proceedings of the International Test Conference (p. 519).","DOI":"10.1109\/TEST.2002.1041802"},{"key":"jertcs.2012010104-20","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/37627"},{"key":"jertcs.2012010104-21","doi-asserted-by":"crossref","unstructured":"Nguyen, H.-N., Ngo, V.-D., & Choi, H.-W. (2005). Realization of video object plane decoder on on-chip network architecture. In L. T. Yang, X. Zhou, W. Zhao, Z. Wu, Y. Zhu, & M. Lin (Eds.), Proceedings of the Second International Conference on Embedded Software and Systems (LNCS 3820, pp. 256-264).","DOI":"10.1007\/11599555_26"},{"key":"jertcs.2012010104-22","doi-asserted-by":"crossref","unstructured":"Nguyen, H.-N., Ngo, V.-D., & Choi, H.-W. (2006). The optimum network on chip architectures for video object plane decoder design. In M. Guo, L. T. Yang, B. Di Martino, H. P. Zima, J. Dongarra, & F. Tang (Eds.), Proceedings of the Fourth International Symposium on Parallel and Distributed Processing and Applications (LNCS 4330, pp. 75-85).","DOI":"10.1007\/11946441_12"},{"key":"jertcs.2012010104-23","doi-asserted-by":"publisher","DOI":"10.1016\/j.jda.2009.03.001"},{"key":"jertcs.2012010104-24","author":"V.Rantala","year":"2006","journal-title":"Network on chip routing algorithms"},{"key":"jertcs.2012010104-25","unstructured":"Wang, H., Zhu, X., Peh, L. S., & Malik, S. (2002). Orion: A power performance simulator for interconnection networks. In Proceedings of the 35th Annual International Symposium on Microarchitecture (pp. 294-305)."},{"key":"jertcs.2012010104-26","unstructured":"Wang, L., Jin, Y., Kim, H., & Kim, E. J. (2009). Recursive Partitioning Multicase: A Bandwidth-Efficient Routing for Networks-on Chip. In Proceedings of the 3rd ACM\/IEEE Symposium on Networks on Chip (pp. 64-73)."},{"key":"jertcs.2012010104-27","doi-asserted-by":"publisher","DOI":"10.1109\/49.12889"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=62993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T14:16:21Z","timestamp":1654092981000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2012010104"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2012,1,1]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2012010104","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1,1]]}}}