{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T19:40:18Z","timestamp":1654112418578},"reference-count":55,"publisher":"IGI Global","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4,1]]},"abstract":"<p>The self-adaptive Network-on-Chip (NoC) is a promising communication architecture for massively parallel embedded systems. With constant technology scaling and the consequent stronger influence of process variations, the necessity of run-time monitoring and adaptive reconfiguration becomes widely acknowledged. This article presents a survey of existing techniques and methods, in particular for energy efficiency and dependability. The article firstly examines the motivation of self-adaptive computing in parallel embedded systems. A self-adaptive system model is abstracted, which is composed of goals, monitoring interface, and self-adaptation. Based on the model, the authors extensively survey previous works addressing adaptive NoCs with different monitoring techniques and reconfiguration methods, for power\/energy optimization and dependability enhancement. Several design examples are elaborated which serve proper guiding purposes. The authors also identify important issues which are often overlooked or deserve more attention. The article provides review and insight for future design on this topic.<\/p>","DOI":"10.4018\/jertcs.2012040101","type":"journal-article","created":{"date-parts":[[2012,5,16]],"date-time":"2012-05-16T13:59:06Z","timestamp":1337176746000},"page":"1-22","source":"Crossref","is-referenced-by-count":2,"title":["Survey of Self-Adaptive NoCs with Energy-Efficiency and Dependability"],"prefix":"10.4018","volume":"3","author":[{"given":"Liang","family":"Guang","sequence":"first","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Ethiopia","family":"Nigussie","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Jouni","family":"Isoaho","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Sweden"}]}],"member":"2432","reference":[{"key":"jertcs.2012040101-0","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"jertcs.2012040101-1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"jertcs.2012040101-2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011232"},{"key":"jertcs.2012040101-3","doi-asserted-by":"crossref","unstructured":"Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., & Leung, V. \u2026Zook, J. (2008). TILE64 Processor: A 64-Core SoC with Mesh Interconnect. In Proceedings of the Digest of Technical Papers of the IEEE International Solid-State Circuits Conference, San Francisco, CA (pp. 88-89). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"jertcs.2012040101-4","doi-asserted-by":"crossref","unstructured":"Chandra, V., & Aitken, R. (2008). Impact of technology and voltage scaling on the soft error susceptibility in nanoscale CMOS. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance of Very Large Scale Integration Systems (pp. 114-122). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DFT.2008.50"},{"key":"jertcs.2012040101-5","unstructured":"Chen, X., & Peh, L.-S. (2003). Leakage power modeling and optimization in interconnection networks. In Proceedings of the International Symposium on Low Power Electronics and Design (pp. 90-95). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012040101-6","doi-asserted-by":"crossref","unstructured":"Ciordas, C., Hansson, A., Goossens, K., & Basten, T. (2006). A monitoring-aware network-on-chip design flow. In Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools (pp. 97-106). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DSD.2006.11"},{"key":"jertcs.2012040101-7","unstructured":"Dobkin, R., Ginosar, R., & Sotiriou, C. P. (2004). Data synchronization issues in GALS SoCs. In Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems (pp. 170-179). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012040101-8","unstructured":"Ernst, D., Kim, N. S., Das, S., Pant, S., Rao, R., & Pham, T. \u2026Mudge, T. (2003). Razor: a low-power pipeline based on circuit-level timing speculation. In Proceedings of the 36th Annual International Symposium on Microarchitecture (pp. 7-18). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012040101-9","doi-asserted-by":"crossref","unstructured":"Gratz, P., Grot, B., & Keckler, S. W. (2008). Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the International Symposium on High-Performance Computer Architecture (pp. 203-214). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"jertcs.2012040101-10","unstructured":"Guang, L., & Jantsch, A. (2006). Adaptive power management for the on-chip communication network. In Proceedings of the 9th EUROMICRO Conference on Digital System Design (pp. 649-656). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012040101-11","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698783"},{"key":"jertcs.2012040101-12","doi-asserted-by":"crossref","unstructured":"Guang, L., Nigussie, E., & Tenhunen, H. (2009). System-level exploration of run-time clusterization for energy-efficient on-chip communication. In Proceedings of the 2nd International Workshop on Network on Chip Architectures (pp. 63-68). New York, NY: ACM.","DOI":"10.1145\/1645213.1645228"},{"key":"jertcs.2012040101-13","doi-asserted-by":"crossref","unstructured":"Gupta, M. S., Oatley, J. L., Joseph, R., Wei, G.-Y., & Brooks, D. M. (2007). Understanding voltage variations in chip multiprocessors using a distributed power-delivery network. In Proceedings of the Conference on Design, Automation and Test in Europe (pp. 1-6). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DATE.2007.364663"},{"key":"jertcs.2012040101-14","author":"P.Horn","year":"2001","journal-title":"Autonomic computing: IBM's perspective on the state of information technology (Tech. Rep.)"},{"key":"jertcs.2012040101-15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"jertcs.2012040101-16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"jertcs.2012040101-17","doi-asserted-by":"publisher","DOI":"10.4018\/jertcs.2010103001"},{"key":"jertcs.2012040101-18","doi-asserted-by":"crossref","DOI":"10.1007\/b105353","author":"A.Jantsch","year":"2003","journal-title":"Networks on chip"},{"key":"jertcs.2012040101-19","doi-asserted-by":"publisher","DOI":"10.3390\/s110403595"},{"issue":"22","key":"jertcs.2012040101-20","first-page":"3716","article-title":"Online network-on-chip switch fault detection and diagnosis using functional switch faults.","volume":"14","author":"N.Karimi","year":"2008","journal-title":"Journal of Universal Computer Science"},{"key":"jertcs.2012040101-21","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"jertcs.2012040101-22","unstructured":"Kim, W., Gupta, M. S., Wei, G.-Y., & Brooks, D. (2008). System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the International Symposium on High-Performance Computer Architecture (pp. 123-134). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012040101-23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.77"},{"key":"jertcs.2012040101-24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048399"},{"key":"jertcs.2012040101-25","doi-asserted-by":"crossref","unstructured":"Kopetz, H. (2008). The complexity challenge in embedded system design. In Proceedings of the IEEE Symposium on Object Oriented Real-Time Distributed Computing (pp. 3-12). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ISORC.2008.14"},{"key":"jertcs.2012040101-26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909339"},{"key":"jertcs.2012040101-27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013711"},{"key":"jertcs.2012040101-28","doi-asserted-by":"crossref","unstructured":"Li, B., Peh, L.-S., & Patra, P. (2008). Impact of process and temperature variations on network-on-chip design exploration. In Proceedings of the ACM\/IEEE International Symposium on Networks-on-Chip (pp. 117-126). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/NOCS.2008.4492731"},{"key":"jertcs.2012040101-29","author":"Z.Lu","year":"2008","journal-title":"Network-on-chip benchmarking specification Part 2: Microbenchmark specification version 1.0 (Tech. Rep.)"},{"key":"jertcs.2012040101-30","unstructured":"Matsutani, H., Koibuchi, M., Wang, D., & Amano, H. (2008). Run-time power gating of on-chip routers using look-ahead routing. In Proceedings of the Asia and South Pacific Design Automation Conference (pp. 55-60). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012040101-31","doi-asserted-by":"crossref","unstructured":"Miro Panades, I., & Greiner, A. (2007). Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures. In Proceedings of the International Symposium on Networks-on-Chip (pp. 83-94). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/NOCS.2007.14"},{"key":"jertcs.2012040101-32","doi-asserted-by":"crossref","unstructured":"Mullins, R. (2006). Minimising dynamic power consumption in on-chip networks. In Proceedings of the International Symposium on System-on-Chip (pp. 1-4). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ISSOC.2006.321982"},{"key":"jertcs.2012040101-33","doi-asserted-by":"crossref","unstructured":"Nicopoulos, C. A., Park, D., Kim, J., Vijaykrishnan, N., Yousif, M. S., & Das, C. R. (2006). ViChaR: A dynamic virtual channel regulator for network-on-chip routers. In Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (pp. 333-346). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/MICRO.2006.50"},{"key":"jertcs.2012040101-34","doi-asserted-by":"crossref","unstructured":"Nigussie, E., Plosila, J., & Isoaho, J. (2010). Process variation tolerant on-chip communication using receiver and driver reconfiguration. In Proceedings of the International Symposium on Quality Electronic Design (pp. 453-460). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/ISQED.2010.5450534"},{"key":"jertcs.2012040101-35","doi-asserted-by":"crossref","unstructured":"Parashar, M., & Hariri, S. (2005). Autonomic computing: An overview. In J.-P. Ban\u00e2tre, P. Fradet, J.-L. Giavitto, & O. Michel (Eds.), Proceedings of the International Workshop on Unconventional Programming Paradigms (LNCS 3566, pp. 257-269).","DOI":"10.1007\/11527800_20"},{"key":"jertcs.2012040101-36","unstructured":"Rabaey, J. M. (2007). Scaling the power wall: Revisiting the low-power design rules. Keynote speech presented at the System-on-Chip Symposium, Tampere, Finland."},{"key":"jertcs.2012040101-37","author":"J. M.Rabaey","year":"2003","journal-title":"Digital integrated circuits: a design perspective"},{"key":"jertcs.2012040101-38","doi-asserted-by":"publisher","DOI":"10.1145\/1516533.1516538"},{"key":"jertcs.2012040101-39","doi-asserted-by":"crossref","unstructured":"Santambrogio, M. D., Hoffmann, H., Eastep, J., & Agarwal, A. (2010). Enabling technologies for self-aware adaptive systems. In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (pp.149-156). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/AHS.2010.5546266"},{"key":"jertcs.2012040101-40","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.14"},{"key":"jertcs.2012040101-41","unstructured":"Shang, L., Peh, L.-S., & Jha, N. K. (2003). Dynamic voltage scaling with links for power optimization of interconnection networks. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture (pp. 91-102). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012040101-42","doi-asserted-by":"crossref","unstructured":"Simone, M., Lajolo, M., & Bertozzi, D. (2008). Variation tolerant NoC design by means of self-calibrating links. In Proceedings of the Design, Automation and Test in Europe (pp. 1402-1407). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DATE.2008.4484870"},{"key":"jertcs.2012040101-43","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.04.007"},{"key":"jertcs.2012040101-44","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.43"},{"key":"jertcs.2012040101-45","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.145"},{"key":"jertcs.2012040101-46","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3.ch001"},{"key":"jertcs.2012040101-47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"jertcs.2012040101-48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"jertcs.2012040101-49","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.122"},{"key":"jertcs.2012040101-50","doi-asserted-by":"crossref","unstructured":"van Berkel, C. H. (2009). Multi-core for mobile phones. In Proceedings of the Conference on Design, Automation and Test in Europe (pp. 1260-1265). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/DATE.2009.5090858"},{"key":"jertcs.2012040101-51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"jertcs.2012040101-52","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"},{"key":"jertcs.2012040101-53","unstructured":"Xin, F., Li, T., & Fortes, J. A. B. (2010). Architecting reliable multi-core network-on-chip for small scale processing technology. In Proceedings of the International Conference on Dependable Systems and Networks (pp. 111-120). Washington, DC: IEEE Computer Society."},{"key":"jertcs.2012040101-54","doi-asserted-by":"crossref","unstructured":"Yu, Q., & Ampadu, P. (2010). Transient and permanent error co-management method for reliable networks-on-chip. In Proceedings of the ACM\/IEEE International Symposium on Networks-on-Chip (pp. 145-154). Washington, DC: IEEE Computer Society.","DOI":"10.1109\/NOCS.2010.24"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=66429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T19:22:30Z","timestamp":1654111350000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2012040101"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2012,4,1]]},"references-count":55,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2012040101","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,1]]}}}