{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T14:58:38Z","timestamp":1781103518398,"version":"3.54.1"},"reference-count":77,"publisher":"IGI Global Scientific Publishing","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4,1]]},"abstract":"<p>FPGA Dynamic Partial Reconfiguration (DPR or PR) technology has emerged and become gradually mature in the recent years. It provides the Time-Division Multiplexing (TDM) capability in utilizing on-chip resources and leads to significant benefits in comparison with conventional static designs. However, the partially reconfigurable design process features additional complexity and technical requirements to the FPGA developers. Hence, PR design approaches are being widely explored and investigated to systematize the development methodology and ease the designers. In this paper, the authors collect several research and engineering projects in this area and present a survey of the design methodology and applications of PR. Research aspects are discussed in various hardware\/software layers.<\/p>","DOI":"10.4018\/jertcs.2012040102","type":"journal-article","created":{"date-parts":[[2012,5,16]],"date-time":"2012-05-16T09:59:06Z","timestamp":1337162346000},"page":"23-39","source":"Crossref","is-referenced-by-count":3,"title":["A Survey of FPGA Dynamic Reconfiguration Design Methodology and Applications"],"prefix":"10.4018","volume":"3","author":[{"given":"Ming","family":"Liu","sequence":"first","affiliation":[{"name":"Justus-Liebig-Universit\u00e4t Giessen, Germany, and Royal Institute of Technology, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wolfgang","family":"Kuehn","sequence":"additional","affiliation":[{"name":"Justus-Liebig-Universit\u00e4t Giessen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"jertcs.2012040102-0","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.02.001"},{"key":"jertcs.2012040102-1","doi-asserted-by":"crossref","unstructured":"Ahmad, B., Erdogan, A. T., & Khawam, S. (2006). Architecture of a dynamically reconfigurable NoC for adaptive reconfigurable MPSoC. In Proceedings of the First NASA\/ESA Conference on Adaptive Hardware and Systems (pp. 405-411).","DOI":"10.1109\/AHS.2006.25"},{"key":"jertcs.2012040102-2","doi-asserted-by":"publisher","DOI":"10.1007\/s10586-009-0082-2"},{"key":"jertcs.2012040102-3","unstructured":"Altera Inc. (2010). Increasing design functionality with partial and dynamic reconfiguration in 28-nm FPGAs (Report No. WP-01137-1.0). San Jose, CA: Author."},{"issue":"6","key":"jertcs.2012040102-4","article-title":"Dynamic reconfiguration architectures for multi-context FPGAs.","volume":"35","author":"Y.Birk","year":"2009","journal-title":"International Journal of Computers and Electrical Engineering"},{"key":"jertcs.2012040102-5","doi-asserted-by":"crossref","unstructured":"Choi, C., & Lee, H. (2006). A reconfigurable FIR filter design on a partial reconfiguration platform. In Proceedings of the First International Conference on Communications and Electronics (pp. 352-355).","DOI":"10.1109\/CCE.2006.350791"},{"key":"jertcs.2012040102-6","unstructured":"Claus, C., Mueller, F. H., & Stechele, W. (2006). Combitgen: A new approach for creating partial bitstreams in Virtex-II pro devices. In Proceedings of the International Conference on Architecture of Computing Systems."},{"key":"jertcs.2012040102-7","doi-asserted-by":"crossref","unstructured":"Corbetta, S., Ferrandi, F., Morandi, M., Novati, M., Santambrogio, M. D., & Sciuto, D. (2007). Two novel approaches to online partial bitstream relocation in a dynamically reconfigurable system. In Proceedings of the IEEE Computer Society Annual Symposium on Very Large Scale Integration (pp. 457-458).","DOI":"10.1109\/ISVLSI.2007.99"},{"key":"jertcs.2012040102-8","doi-asserted-by":"crossref","unstructured":"Delorme, J., Nafkha, A., Leray, P., & Moy, C. (2009). New OPBHWICAP interface for realtime partial reconfiguration of FPGA. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (pp. 386-391).","DOI":"10.1109\/ReConFig.2009.69"},{"key":"jertcs.2012040102-9","unstructured":"Di Carlo, S., Miele, A., Prinetto, P., & Trapanese, A. (2010). Exploiting FPGA dynamic partial reconfiguration for fault tolerance. Paper presented at the Design, Automation & Test in Europe University Booth."},{"key":"jertcs.2012040102-10","unstructured":"Dillien, P. (2009). An overview of FPGA market dynamics. Retrieved February 28, 2011, from http:\/\/www.soccentral.com"},{"key":"jertcs.2012040102-11","doi-asserted-by":"crossref","unstructured":"Emmert, J., Stroud, C., Skaggs, B., & Abramovici, M. (2000). Dynamic fault tolerance in FPGAs via partial reconfiguration. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (pp. 165-174).","DOI":"10.1109\/FPGA.2000.903403"},{"key":"jertcs.2012040102-12","doi-asserted-by":"crossref","unstructured":"Flynn, A., Gordon-Ross, A., & George, A. D. (2009). Bitstream relocation with local clock domains for partially reconfigurable FPGAs. In Proceedings of the Conference on Design, Automation and Test in Europe (pp. 300-303).","DOI":"10.1109\/DATE.2009.5090676"},{"key":"jertcs.2012040102-13","doi-asserted-by":"crossref","unstructured":"Gericota, M. G., Alves, G. R., Silva, M. L., & Ferreira, J. M. (2003). Run-time management of logic resources on reconfigurable systems. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (pp. 974-979).","DOI":"10.1109\/DATE.2003.1253731"},{"key":"jertcs.2012040102-14","unstructured":"Hariyama, M., Ishihara, S., Idobata, N., & Kameyama, M. (2008). Non-volatile multi-context FPGAs using hybrid multiple-valued\/binary context switching signals. In Proceedings of the International Conference Reconfigurable systems and Algorithms."},{"key":"jertcs.2012040102-15","doi-asserted-by":"crossref","unstructured":"Hauck, S. (1998). Configuration prefetch for single context reconfigurable coprocessors. In Proceedings of the International Symposium on Field Programmable Gate Arrays.","DOI":"10.1145\/275107.275121"},{"key":"jertcs.2012040102-16","doi-asserted-by":"crossref","unstructured":"Horta, E. L., Lockwood, J. W., Taylor, D. E., & Parlour, D. (2002). Dynamic hardware plugins in an FPGA with partial runtime reconfiguration. In Proceedings of the Annual Design Automation Conference (pp. 343-348).","DOI":"10.1145\/513918.514007"},{"key":"jertcs.2012040102-17","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/231940"},{"key":"jertcs.2012040102-18","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596541"},{"key":"jertcs.2012040102-19","doi-asserted-by":"crossref","unstructured":"Huebner, M., Becker, T., & Becker, J. (2004). Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration. In Proceedings of the Symposium on Integrated Circuits and System Design (pp. 28-32).","DOI":"10.1145\/1016568.1016583"},{"key":"jertcs.2012040102-20","first-page":"33","article-title":"Self-partial and dynamic reconfiguration implementation for AES using FPGA.","volume":"1","author":"Z. E. A.Ismaili","year":"2009","journal-title":"International Journal of Computer Science Issues"},{"key":"jertcs.2012040102-21","doi-asserted-by":"crossref","unstructured":"Ito, T., Mishou, K., Okuyama, Y., & Kuroda, K. (2006). A hardware resource management system for adaptive computing on dynamically reconfigurable devices. In Proceedings of the Japan-China Joint Workshop on Frontier of Computer Science and Technology (pp. 196-202).","DOI":"10.1109\/FCST.2006.3"},{"key":"jertcs.2012040102-22","doi-asserted-by":"crossref","unstructured":"Jara-Berrocal, A., & Gordon-Ross, A. (2010). VAPRES: A virtual architecture for partially reconfigurable embedded systems. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (pp. 837-842).","DOI":"10.1109\/DATE.2010.5456934"},{"key":"jertcs.2012040102-23","doi-asserted-by":"crossref","unstructured":"Kalte, H., & Porrmann, M. (2005). Context saving and restoring for multitasking in reconfigurable systems. In Proceedings of the International Conference on Field Programmable Logic and Applications (pp. 223-228).","DOI":"10.1109\/FPL.2005.1515726"},{"key":"jertcs.2012040102-24","unstructured":"Kao, C. (2005). Benefits of partial reconfiguration. Xcell Journal, 2005(4), 65-67."},{"key":"jertcs.2012040102-25","doi-asserted-by":"crossref","unstructured":"Koch, D., Beckhoff, C., & Teich, J. (2008). ReCoBus-Builder \u2013 A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications (pp. 119-124).","DOI":"10.1109\/FPL.2008.4629918"},{"key":"jertcs.2012040102-26","doi-asserted-by":"crossref","unstructured":"Koch, D., Beckhoff, C., & Teich, J. (2009). Minimizing internal fragmentation by fine-grained two-dimensional module placement for runtime reconfigurable systems. In Proceedings of the IEEE Symposium on Field Programmable Custom Computing Machines (pp. 251-254).","DOI":"10.1109\/FCCM.2009.40"},{"key":"jertcs.2012040102-27","doi-asserted-by":"crossref","unstructured":"Koch, D., Beckhoff, C., & Torrison, J. (2010). Fine-grained partial runtime reconfiguration on Virtex-5 FPGAs. In Proceedings of the IEEE Symposium on Field Programmable Custom Computing Machines (pp. 69-72).","DOI":"10.1109\/FCCM.2010.19"},{"key":"jertcs.2012040102-28","doi-asserted-by":"crossref","unstructured":"Kuon, I., & Rose, J. (2006). Measuring the gap between FPGAs and ASICs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (pp. 203-215).","DOI":"10.1109\/TCAD.2006.884574"},{"key":"jertcs.2012040102-29","doi-asserted-by":"crossref","unstructured":"Lagger, A., Upegui, A., Sanchez, E., & Gonzalez, I. (2006). Self-reconfigurable pervasive platform for cryptographic application. In Proceedings of the International Conference on Field Programmable Logic and Applications (pp. 1-4).","DOI":"10.1109\/FPL.2006.311312"},{"key":"jertcs.2012040102-30","doi-asserted-by":"crossref","unstructured":"Li, Z., Compton, K., & Hauck, S. (2000). Configuration caching management techniques for reconfigurable computing. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (pp. 22-36).","DOI":"10.1109\/FPGA.2000.903390"},{"key":"jertcs.2012040102-31","doi-asserted-by":"crossref","unstructured":"Liu, M., Kuehn, W., Lu, Z., & Jantsch, A. (2009a). Run-time partial reconfiguration speed investigation and architectural design space exploration. In Proceedings of the International Conference on Field Programmable Logic and Applications (pp. 498-502).","DOI":"10.1109\/FPL.2009.5272463"},{"key":"jertcs.2012040102-32","unstructured":"Liu, M., Lu, Z., Kuehn, W., & Jantsch, A. (2010a). Reducing FPGA reconfiguration time overhead using virtual configurations. In Proceedings of the International Workshop on Reconfigurable Communication Centric System-on-Chips."},{"key":"jertcs.2012040102-33","doi-asserted-by":"crossref","unstructured":"Liu, M., Lu, Z., Kuehn, W., & Jantsch, A. (2010b). Inter-process communications using pipes in FPGA-based adaptive computing. In Proceedings of the IEEE Computer Society Annual Symposium on Very Large Scale Integration (pp. 80-85).","DOI":"10.1109\/ISVLSI.2010.103"},{"key":"jertcs.2012040102-34","doi-asserted-by":"crossref","unstructured":"Liu, M., Lu, Z., Kuehn, W., & Jantsch, A. (2010c). FPGA-based adaptive computing architecture for correlated multi-stream processing. In Proceedings of the Design, Automation and Test in Europe Conference (pp. 973-976).","DOI":"10.1109\/DATE.2010.5456909"},{"key":"jertcs.2012040102-35","doi-asserted-by":"crossref","unstructured":"Liu, M., Lu, Z., Kuehn, W., Yang, S., & Jantsch, A. (2009b). A reconfigurable design framework for FPGA adaptive computing. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (pp. 439-444).","DOI":"10.1109\/ReConFig.2009.39"},{"key":"jertcs.2012040102-36","unstructured":"Liu, S., Pittman, R. N., & Forin, A. (2009). Energy reduction with run-time partial reconfiguration (Tech. Rep. No. MSR-TR-2009-2017). Redmond, WA: Microsoft."},{"key":"jertcs.2012040102-37","doi-asserted-by":"crossref","unstructured":"Liu, S., Pittman, R. N., & Forin, A. (2010). Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller. In Proceedings of the International Symposium on Field-Programmable Gate Arrays.","DOI":"10.1145\/1723112.1723190"},{"key":"jertcs.2012040102-38","doi-asserted-by":"crossref","unstructured":"Lu, S., Yiannacouras, P., Suh, T., Kassa, R., & Konow, M. (2008). A desktop computer with a reconfigurable pentium. ACM Transactions on Reconfigurable Technology and Systems, 1(1).","DOI":"10.1145\/1331897.1331901"},{"issue":"1","key":"jertcs.2012040102-39","first-page":"15","article-title":"The Erlangen slot machine: A dynamically reconfigurable FPGA based computer.","volume":"47","author":"M.Majer","year":"2007","journal-title":"The Journal of Very Large Scale Integration Signal Processing"},{"key":"jertcs.2012040102-40","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/367860"},{"key":"jertcs.2012040102-41","doi-asserted-by":"crossref","unstructured":"Marconi, T., Lu, Y., Bertels, K., & Gaydadjiev, G. (2008). Online hardware task scheduling and placement algorithm on partially reconfigurable devices. In Proceedings of the International Workshop on Applied Reconfigurable Computing.","DOI":"10.1109\/FPT.2009.5377661"},{"key":"jertcs.2012040102-42","author":"P.Master","year":"2002","journal-title":"Adaptive computing makes efficient use of silicon"},{"key":"jertcs.2012040102-43","doi-asserted-by":"crossref","unstructured":"Mcdonald, E. J. (2008). Runtime FPGA partial reconfiguration. In Proceedings of the IEEE Aerospace Conference (pp. 1-7).","DOI":"10.1109\/AERO.2008.4526368"},{"key":"jertcs.2012040102-44","doi-asserted-by":"crossref","unstructured":"Moeller, L., Grehs, I., Calazans, N., & Moraes, F. (2006). Reconfigurable systems enabled by a network-on-chip. In Proceedings of the International Conference on Field Programmable Logic and Applications (pp. 1-4).","DOI":"10.1109\/FPL.2006.311329"},{"key":"jertcs.2012040102-45","doi-asserted-by":"crossref","unstructured":"Morra, C. (2006). Configware design space exploration using rewriting logic. In Proceedings of the International Conference on Field Programmable Logic and Applications (pp. 1-2).","DOI":"10.1109\/FPL.2006.311348"},{"issue":"5","key":"jertcs.2012040102-46","article-title":"Proposal of testable multi-context FPGA architecture.","volume":"89","author":"K.Nambaand","year":"2006","journal-title":"IEICE Transactions on Information and Systems"},{"key":"jertcs.2012040102-47","doi-asserted-by":"crossref","unstructured":"Noguera, J., & Kennedy, I. O. (2007). Power reduction in network equipment through adaptive partial reconfiguration. In Proceedings of the Field Programmable Logic and Applications (pp. 240-245).","DOI":"10.1109\/FPL.2007.4380654"},{"key":"jertcs.2012040102-48","unstructured":"Pan, J. H., Mitra, T., & Wong, W. (2004). Configuration bitstream compression for dynamically reconfigurable FPGAs. In Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (pp. 766-773)."},{"key":"jertcs.2012040102-49","unstructured":"Paulsson, K., Huebner, M., Bayar, S., & Becker, J. (2007). Exploitation of run-time partial reconfiguration for dynamic power management in Xilinx Spartan III-based systems. In Proceedings of the International Workshop on Reconfigurable Communication-centric SOCs."},{"key":"jertcs.2012040102-50","doi-asserted-by":"crossref","unstructured":"Plessl, C., & Platzner, M. (2005). Zippy \u2013 A coarse-grained reconfigurable array with support for hardware virtualization. In Proceedings of the IEEE International Conference on Application-specific Systems, Architecture Processors (pp. 213-218).","DOI":"10.1109\/ASAP.2005.69"},{"key":"jertcs.2012040102-51","unstructured":"Rana, V., Atienza, D., Santambrogio, M. D., Sciuto, D., & Micheli, G. D. (2008). A reconfigurable network-on-chip architecture for optimal multi-processor SoC communication. In Proceedings of the 16th IFIP\/IEEE International Conference on Very Large Scale Integration and System-on-Chip."},{"key":"jertcs.2012040102-52","doi-asserted-by":"crossref","unstructured":"Santambrogio, M. D., Rana, V., & Sciuto, D. (2008). Operating system support for online partial dynamic reconfiguration management. In Proceedings of the International Conference on Field Programmable Logic and Applications (pp. 455-458).","DOI":"10.1109\/FPL.2008.4629982"},{"key":"jertcs.2012040102-53","unstructured":"Shen, J., Huang, C., & Hsiung, P. (2010). Learning-based adaptation to applications and environments in a reconfigurable network-on-chip. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (pp. 381-386)."},{"key":"jertcs.2012040102-54","doi-asserted-by":"crossref","unstructured":"Singh, A. K., Kumar, A., Srikanthan, T., & Ha, Y. (2010). Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA. In Proceedings of the International Conference on Field Programmable Technology (pp. 365-368).","DOI":"10.1109\/FPT.2010.5681427"},{"key":"jertcs.2012040102-55","doi-asserted-by":"crossref","unstructured":"So, H. K., Tkachenko, A., & Brodersen, R. (2006). A unified hardware\/software runtime environment for FPGA-based reconfigurable computers using BORPH. In Proceedings of the 4th International Conference on Hardware\/Software Codesign and System Synthesis (pp. 259-264).","DOI":"10.1145\/1176254.1176316"},{"key":"jertcs.2012040102-56","doi-asserted-by":"crossref","unstructured":"Stefan, R., & Cotofana, S. D. (2008). Bitstream compression techniques for Virtex 4 FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications (pp. 323-328).","DOI":"10.1109\/FPL.2008.4629952"},{"key":"jertcs.2012040102-57","doi-asserted-by":"crossref","unstructured":"Stensgaard, M. B., & Sparso, J. (2008). ReNoC: A network-on-chip architecture with reconfigurable topology. In Proceedings of the Second ACM\/IEEE International Symposium on Network-on-Chip (pp. 55-64).","DOI":"10.1109\/NOCS.2008.4492725"},{"key":"jertcs.2012040102-58","doi-asserted-by":"crossref","unstructured":"Straka, M., Kastil, J., & Kotasek, Z. (2010). Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs. In Proceedings of the IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (pp. 173-176).","DOI":"10.1109\/DDECS.2010.5491793"},{"key":"jertcs.2012040102-59","doi-asserted-by":"crossref","unstructured":"Sudhir, S., Nath, S., & Goldstein, S. C. (2001). Configuration caching and swapping. In Proceedings of the International Conference on Field Programmable Logic and Applications.","DOI":"10.1007\/3-540-44687-7_20"},{"key":"jertcs.2012040102-60","doi-asserted-by":"crossref","unstructured":"Taylor, D. E., Turner, J. S., & Lockwood, J. W. (2001). Dynamic Hardware Plugins (DHP): Exploiting reconfigurable hardware for high-performance programmable routers. In Proceedings of the Open Architectures and Network Programming Conference (pp. 25-34).","DOI":"10.1109\/OPNARC.2001.916836"},{"key":"jertcs.2012040102-61","unstructured":"Walder, H., & Platzner, M. (2003). Online scheduling for blockpartitioned reconfigurable devices. In Proceedings of the Conference on Design, Automation and Test in Europe (pp. 290-295)."},{"key":"jertcs.2012040102-62","unstructured":"Walder, H., & Platzner, M. (2003). Reconfigurable hardware operating systems: From design concepts to realizations. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Architectures."},{"key":"jertcs.2012040102-63","doi-asserted-by":"crossref","unstructured":"Walder, H., Steiger, C., & Platzner, M. (2003). Fast online task placement on FPGAs: Free space partitioning and 2D hashing. In Proceedings of the International Parallel and Distributed Processing Symposium.","DOI":"10.1109\/IPDPS.2003.1213329"},{"key":"jertcs.2012040102-64","unstructured":"Wigley, G., & Kearney, D. (2001). The development of an operating system for reconfigurable computing. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing (pp. 249-250)."},{"key":"jertcs.2012040102-65","unstructured":"Wigley, G., & Kearney, D. (2002). The management of applications for reconfigurable computing using an operating system. In Proceedings of the Seventh Asia-Pacific Conference on Computer Systems Architecture."},{"key":"jertcs.2012040102-66","doi-asserted-by":"crossref","unstructured":"Wigley, G., & Kearney, D. (2006). ReConfigME: A detailed implementation of an operating system for reconfigurable computing. In Proceedings of the International Parallel and Distributed Processing Symposium.","DOI":"10.1109\/IPDPS.2006.1639475"},{"key":"jertcs.2012040102-67","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841038"},{"key":"jertcs.2012040102-68","doi-asserted-by":"crossref","unstructured":"Wu, K., & Madsen, J. (2005). A reality check based on FPGA architectures from Xilinx. In Proceedings of the NORCHIP Conference (pp. 192-195).","DOI":"10.1109\/NORCHP.2005.1597022"},{"key":"jertcs.2012040102-69","year":"2006","journal-title":"Early access partial reconfiguration user guide for ISE 8.1.01i. UG208 (v1.1)"},{"key":"jertcs.2012040102-70","year":"2006","journal-title":"OPB HWICAP (v1.00.b) Product Specification (DS280)"},{"key":"jertcs.2012040102-71","year":"2007","journal-title":"XPS HWICAP (v1.00.a) Product Specification (DS586)"},{"key":"jertcs.2012040102-72","unstructured":"Xilinx Inc. (2010). Partial reconfiguration user guide (Report No. UG702). San Jose, CA: Author."},{"key":"jertcs.2012040102-73","unstructured":"Ye, Z., Fernando, S. D., Ha, Y., & Chen, N. (2007). A fast reconfigurable and area efficient encryption engine using partial reconfiguration. In Proceedings of the International Conference on Information Technology and Applications."},{"key":"jertcs.2012040102-74","doi-asserted-by":"crossref","unstructured":"Zaidi, I., Nabina, A., Canagarajah, C. N., & Nunez-Yanez, J. (2008). Power\/area analysis of a FPGA-based open-source processor using partial dynamic reconfiguration. In Proceedings of the EUROMICRO Conference on Digital System Design Architectures, Methods and Tools (pp. 592-598).","DOI":"10.1109\/DSD.2008.92"},{"key":"jertcs.2012040102-75","doi-asserted-by":"crossref","unstructured":"Zhu, J., Sander, I., & Jantsch, A. (2008). Performance analysis of reconfiguration in adaptive real-time streaming applications. In Proceedings of the 6th Workshop on Embedded Systems for Real-time Multimedia (pp. 53-58).","DOI":"10.1109\/ESTMED.2008.4696995"},{"key":"jertcs.2012040102-76","doi-asserted-by":"crossref","unstructured":"Zuchowski, P. S., Reynolds, C. B., Grupp, R. J., Davis, S. G., Cremen, B., & Troxel, B. (2002). A hybrid ASIC and FPGA architecture. In Proceedings of the International Conference on Computer-Aided Design (pp. 187-194).","DOI":"10.1145\/774572.774600"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=66430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T00:41:42Z","timestamp":1743122502000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2012040102"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2012,4,1]]},"references-count":77,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2012040102","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,1]]}}}