{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T19:40:18Z","timestamp":1654112418643},"reference-count":29,"publisher":"IGI Global","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4,1]]},"abstract":"<p>The authors introduce a machine learning approach based on parallel online regularized least-squares learning algorithm for parallel embedded hardware platforms. The system is suitable for use in real-time adaptive systems. Firstly, the system can learn in online fashion, a property required in real-life applications of embedded machine learning systems. Secondly, to guarantee real-time response in embedded multi-core computer architectures, the learning system is parallelized and able to operate with a limited amount of computational and memory resources. Thirdly, the system can predict several labels simultaneously. The authors evaluate the performance of the algorithm from three different perspectives. The prediction performance is evaluated on a hand-written digit recognition task. The computational speed is measured from 1 thread to 4 threads, in a quad-core platform. As a promising unconventional multi-core architecture, Network-on-Chip platform is studied for the algorithm. The authors construct a NoC consisting of a 4x4 mesh. The machine learning algorithm is implemented in this platform with up to 16 threads. It is shown that the memory consumption and cache efficiency can be considerably improved by optimizing the cache behavior of the system. The authors\u2019 results provide a guideline for designing future embedded multi-core machine learning devices.<\/p>","DOI":"10.4018\/jertcs.2012040104","type":"journal-article","created":{"date-parts":[[2012,5,16]],"date-time":"2012-05-16T13:59:06Z","timestamp":1337176746000},"page":"73-91","source":"Crossref","is-referenced-by-count":1,"title":["Parallelized Online Regularized Least-Squares for Adaptive Embedded Systems"],"prefix":"10.4018","volume":"3","author":[{"given":"Tapio","family":"Pahikkala","sequence":"first","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Antti","family":"Airola","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Thomas Canhao","family":"Xu","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}]},{"given":"Tapio","family":"Salakoski","sequence":"additional","affiliation":[{"name":"University of Turku, Finland"}]}],"member":"2432","reference":[{"key":"jertcs.2012040104-0","article-title":"Large scale online learning","volume":"Vol. 16","author":"L.Bottou","year":"2004","journal-title":"Advances in neural information processing systems"},{"key":"jertcs.2012040104-1","first-page":"281","article-title":"Map-reduce for machine learning on multicore","volume":"Vol. 19","author":"C.-T.Chu","year":"2007","journal-title":"Advances in neural information processing systems"},{"key":"jertcs.2012040104-2","doi-asserted-by":"crossref","unstructured":"Dally, W. J., & Towles, B. (2001). Route packets, not wires: on-chip inteconnection networks. In Proceedings of the 38th Conference on Design Automation (pp. 684-689).","DOI":"10.1145\/378239.379048"},{"key":"jertcs.2012040104-3","doi-asserted-by":"crossref","unstructured":"Do, T.-N., Nguyen, V.-H., & Poulet, F. (2008). Speed up SVM algorithm for massive classification tasks. In C. Tang, C. X. Ling, X. Zhou, N. Cercone, & X. Li (Eds.), Proceedings of the 4th International Conference on Advanced Data Mining and Applications (LNCS 5139, pp. 147-157).","DOI":"10.1007\/978-3-540-88192-6_15"},{"key":"jertcs.2012040104-4","doi-asserted-by":"crossref","unstructured":"Farabet, C., Poulet, C., & LeCun, Y. (2009). An FPGA-based stream processor for embedded real-time vision with convolutional networks. In Proceedings of the Fifth IEEE Workshop on Embedded Computer Vision (pp. 878-885).","DOI":"10.1109\/ICCVW.2009.5457611"},{"key":"jertcs.2012040104-5","doi-asserted-by":"publisher","DOI":"10.1137\/1023004"},{"key":"jertcs.2012040104-6","doi-asserted-by":"publisher","DOI":"10.2307\/1267351"},{"key":"jertcs.2012040104-7","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511810817","author":"R.Horn","year":"1985","journal-title":"Matrix analysis"},{"key":"jertcs.2012040104-8","first-page":"772","article-title":"Multi-label prediction via compressed sensing","volume":"Vol. 22","author":"D.Hsu","year":"2009","journal-title":"Advances in neural information processing systems"},{"key":"jertcs.2012040104-9","unstructured":"Intel. (2010). Single-chip cloud computer. Retrieved from http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1826.htm"},{"key":"jertcs.2012040104-10","doi-asserted-by":"publisher","DOI":"10.4018\/jertcs.2010103001"},{"key":"jertcs.2012040104-11","doi-asserted-by":"crossref","unstructured":"Kim, C., Burger, D., & Keckler, S. W. (2002). An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (pp. 211-222).","DOI":"10.1145\/635508.605420"},{"key":"jertcs.2012040104-12","unstructured":"LeCun, Y., & Cortes, C. (n.d.). The MNIST database of handwritten digits. Retrieved from http:\/\/yann.lecun.com\/exdb\/mnist\/"},{"key":"jertcs.2012040104-13","unstructured":"Low, Y., Gonzalez, J., Kyrola, A., Bickson, D., Guestrin, C., & Hellerstein, J. M. (2010). Graphlab: A new framework for parallel machine learning. In Proceedings of the 26th Conference on Uncertainty in Artificial Intelligence."},{"key":"jertcs.2012040104-14","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"jertcs.2012040104-15","author":"T. M.Mitchell","year":"1997","journal-title":"Machine learning"},{"key":"jertcs.2012040104-16","doi-asserted-by":"crossref","unstructured":"Nethercote, N., & Seward, J. (2007). Valgrind: a framework for heavyweight dynamic binary instrumentation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (pp. 89-100).","DOI":"10.1145\/1273442.1250746"},{"key":"jertcs.2012040104-17","doi-asserted-by":"publisher","DOI":"10.1109\/TITB.2010.2047865"},{"key":"jertcs.2012040104-18","doi-asserted-by":"crossref","unstructured":"Patel, A., & Ghose, K. (2008). Energy-efficient mesi cache coherence with pro-active snoop filtering for multicore microprocessors. In Proceeding of the Thirteenth International Symposium on Low Power Electronics and Design (pp. 247-252).","DOI":"10.1145\/1393921.1393988"},{"key":"jertcs.2012040104-19","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/37.1-2.149"},{"issue":"5","key":"jertcs.2012040104-20","first-page":"537","article-title":"The mathematics of learning: Dealing with data.","volume":"50","author":"T.Poggio","year":"2003","journal-title":"Notices of the American Mathematical Society"},{"key":"jertcs.2012040104-21","first-page":"131","article-title":"Regularized least-squares classification","volume":"Vol. 90","author":"R.Rifkin","year":"2003","journal-title":"Advances in learning theory: Methods, model and applications (NATO Science Series III: Computer and System Sciences)"},{"key":"jertcs.2012040104-22","doi-asserted-by":"crossref","unstructured":"Shotton, J., Fitzgibbon, A., Cook, M., Sharp, T., Finocchio, M., & Moore, R. \u2026Blake, A. (2011). Real-time human pose recognition in parts from single depth images. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (pp. 1297-1304).","DOI":"10.1109\/CVPR.2011.5995316"},{"key":"jertcs.2012040104-23","doi-asserted-by":"crossref","unstructured":"Sullivan, H., & Bashkow, T. R. (1977). A large scale, homogeneous, fully distributed parallel machine. In Proceedings of the 4th Annual Symposium on Computer Architecture (pp. 105-117).","DOI":"10.1145\/633615.810659"},{"key":"jertcs.2012040104-24","doi-asserted-by":"publisher","DOI":"10.1142\/9789812776655"},{"key":"jertcs.2012040104-25","unstructured":"Swere, E. A. (2008). Machine learning in embedded systems (Unpublished doctoral dissertation). Loughborough University, Leicestershire, UK."},{"key":"jertcs.2012040104-26","doi-asserted-by":"crossref","unstructured":"Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., & Tschanz, J. \u2026Borkar, N. (2007). An 80-tile 1.28tflops network-on-chip in 65nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference (pp. 98-589).","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"jertcs.2012040104-27","doi-asserted-by":"crossref","unstructured":"Zhdanov, F., & Kalnishkan, Y. (2010). An identity for kernel ridge regression. In M. Hutter, F. Stephan, V. Vovk, & T. Zeugmann (Eds.), Proceedings of the 21st International Conference on Algorithmic Learning Theory (LNCS 6331, pp. 405-419).","DOI":"10.1007\/978-3-642-16108-7_32"},{"key":"jertcs.2012040104-28","first-page":"2331","article-title":"Slow learners are fast","volume":"Vol. 22","author":"M.Zinkevich","year":"2009","journal-title":"Advances in neural information processing systems"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=66432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T19:23:48Z","timestamp":1654111428000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2012040104"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2012,4,1]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2012040104","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,1]]}}}