{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T15:44:03Z","timestamp":1781106243273,"version":"3.54.1"},"reference-count":23,"publisher":"IGI Global Scientific Publishing","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1,1]]},"abstract":"<p>The efficient analysis and exploration of mapping solutions of a parallel application on a heterogeneous Multi-Processor Systems-on-Chip (MPSoCs) is usually a challenging task in system-level design, in particular when the architecture integrates hardware cores that may expose reconfigurable features. This paper proposes a system-level design framework based on SystemC simulations for fulfilling this task, featuring (i) an automated flow for the generation of timing models for the hardware cores starting from the application source code, (ii) an enhanced simulation environment for SystemC architectures enabling the specification and modification of mapping choices only by changing an XML descriptor, and (iii) a flexible controller of the simulation environment supporting the exploration of various mapping solutions featuring a customizable engine. The proposed framework has been validated with a case study considering an image processing application to show the possibility to automatically exploring alternative solutions onto a reconfigurable MPSoC platform.<\/p>","DOI":"10.4018\/jertcs.2013010102","type":"journal-article","created":{"date-parts":[[2013,5,23]],"date-time":"2013-05-23T13:19:24Z","timestamp":1369315164000},"page":"22-41","source":"Crossref","is-referenced-by-count":2,"title":["A Simulation-Based Framework for the Exploration of Mapping Solutions on Heterogeneous MPSoCs"],"prefix":"10.4018","volume":"4","author":[{"given":"Antonio","family":"Miele","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"jertcs.2013010102-0","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-006-9588-7"},{"key":"jertcs.2013010102-1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030268"},{"key":"jertcs.2013010102-2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049053"},{"key":"jertcs.2013010102-3","doi-asserted-by":"crossref","unstructured":"Beltrame, G., Sciuto, D., Silvano, C., Lyonnard, D., & Pilkington, C. (2006). Exploiting TLM and object introspection for system-level simulation. In Proceedings of the Design, Automation & Test in Europe (DATE) (pp. 100-105).","DOI":"10.1109\/DATE.2006.244004"},{"key":"jertcs.2013010102-4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.187"},{"key":"jertcs.2013010102-5","doi-asserted-by":"crossref","unstructured":"Ebrahim, A., Benkrid, K., Iturbe, X., & Hong, C. (2012). A novel high-performance fault-tolerant ICAP controller. In Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), 259-263.","DOI":"10.1109\/AHS.2012.6268660"},{"key":"jertcs.2013010102-6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048354"},{"key":"jertcs.2013010102-7","doi-asserted-by":"crossref","unstructured":"Gries, M. (2004). Methods for evaluating and covering the design space during early design development. Integration, the VLSI Journal, 38(2), 131-183.","DOI":"10.1016\/S0167-9260(04)00032-X"},{"key":"jertcs.2013010102-8","doi-asserted-by":"crossref","unstructured":"Kempf, T., Doerper, M., Leupers, R., Ascheid, G., Meyr, H., Kogel, T., & Vanthournout, B. (2005). A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms. In Proceedings of the Design, Automation & Test in Europe (DATE) (pp. 876-881).","DOI":"10.1109\/DATE.2005.21"},{"key":"jertcs.2013010102-9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177457"},{"key":"jertcs.2013010102-10","doi-asserted-by":"crossref","unstructured":"Pilato, C., Ferrandi, F., & Sciuto, D. (2011). A design methodology to implement memory accesses in high-level synthesis. In Proceedings of the International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS) (pp. 49-58).","DOI":"10.1145\/2039370.2039381"},{"key":"jertcs.2013010102-11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"jertcs.2013010102-12","unstructured":"Politecnico di Milano. (2009). ReSP web site. Retrieved March 12, 2013, from http:\/\/code.google.com\/p\/resp-sim\/"},{"key":"jertcs.2013010102-13","unstructured":"Politecnico di Milano. (2012). Panda web site. Retrieved March 12, 2013, from http:\/\/panda.dei.polimi.it"},{"key":"jertcs.2013010102-14","doi-asserted-by":"crossref","unstructured":"Qin, W., & Malik, S. (2003). Flexible and formal modeling of microprocessors with application to retargetable simulation. In Proceedings of the Design, Automation & Test in Europe (DATE) (pp. 556-561).","DOI":"10.1109\/DATE.2003.1253667"},{"key":"jertcs.2013010102-15","doi-asserted-by":"crossref","unstructured":"Rigo, S., Araujo, G., Bartholomeu, M., & Azevedo, R. (2004). ArchC: A systemc-based architecture description language. In Proceedings of the Symposium on Computer Architecture and High Performance Computing (SBAC-PAD) (pp. 66-73).","DOI":"10.1109\/SBAC-PAD.2004.8"},{"key":"jertcs.2013010102-16","doi-asserted-by":"publisher","DOI":"10.1109\/54.970421"},{"key":"jertcs.2013010102-17","doi-asserted-by":"crossref","unstructured":"Sato, M. (2002). OpenMP: Parallel programming API for shared memory multiprocessors and on-chip multiprocessors. In Proceedings of the International Symposium on System Synthesis (ISSS) (pp. 109-111).","DOI":"10.1145\/581199.581224"},{"key":"jertcs.2013010102-18","unstructured":"Synopsys (2012). Platform architect web site. Retrieved March 12, 2013, from http:\/\/www.synopsys.com\/Systems\/ArchitectureDesign"},{"key":"jertcs.2013010102-19","unstructured":"Univ. de Bretagne-Sud. (2006). GAUT - High-level synthesis tool from C to RTL web page. Retrieved March 12, 2013, from http:\/\/www-labsticc.univ-ubs.fr\/www-gaut\/"},{"key":"jertcs.2013010102-20","unstructured":"Univ. of Wisconsin et al. (2011). Gem5 simulator system web site. Retrieved March 12, 2013, from http:\/\/www.m5sim.org\/"},{"key":"jertcs.2013010102-21","unstructured":"Univ. Pierre et Marie Curie. (2009). SoCLib web site. Retrieved March 12, 2013, from http:\/\/www.soclib.fr\/"},{"key":"jertcs.2013010102-22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=77308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T19:17:23Z","timestamp":1654111043000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2013010102"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2013,1,1]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,1]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2013010102","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1,1]]}}}