{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T23:40:25Z","timestamp":1654126825223},"reference-count":47,"publisher":"IGI Global","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,1,1]]},"abstract":"<p>In current era of complex chip designs targeting wireless mobile terminals, architects and designers need to conform to tight design constraints \u2013 both in terms of performance (e.g. execution time, silicon area, energy consumption) and time-to-market. Further, additional flexibility is required in these designs to handle multiple wireless standards, sometimes even concurrently. To achieve these challenging goals, the authors introduce a platform architecture that uses a decentralized control to minimize communication and control overhead while keeping timing predictable by using state-of-the-art components and a novel interconnect. The authors demonstrate three main achievements in running multiple wireless standards on their platform: 1.053Gbps 4x4 80MHz WLAN 802.11ac receiver data path meeting the SIFS timing with a latency of 12.5\u00b5s, dual concurrent 173Mbps 2x2 20MHz Cat-4 3GPP-LTE receiver and platform reconfiguration from WLAN 11n receiver to 3GPP-LTE one in 52\u00b5s. Further the authors describe the design flow used to prepare main components of our platform architecture for a tape-out, while especially keeping a close eye on energy consumption. We believe that our chip design flow is generic and can be used in other custom processor chip designs even outside wireless domain.<\/p>","DOI":"10.4018\/jertcs.2013010103","type":"journal-article","created":{"date-parts":[[2013,5,23]],"date-time":"2013-05-23T17:19:24Z","timestamp":1369329564000},"page":"42-63","source":"Crossref","is-referenced-by-count":0,"title":["Design Flow for Silicon Chip Implementing Novel Platform Architecture for Wireless Communication"],"prefix":"10.4018","volume":"4","author":[{"given":"Prabhat","family":"Avasare","sequence":"first","affiliation":[{"name":"IMEC, Heverlee, Belgium"}]},{"given":"Jeroen","family":"Declerck","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}]},{"given":"Miguel","family":"Glassee","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}]},{"given":"Amir","family":"Amin","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}]},{"given":"Erik","family":"Umans","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[{"name":"IMEC, Heverlee, Belgium"}]},{"given":"Martin","family":"Palkovic","sequence":"additional","affiliation":[{"name":"IT4Innovations, Ostrava, Czech Republic"}]}],"member":"2432","reference":[{"key":"jertcs.2013010103-0","unstructured":"AMBA bus specifications. (2013). Retrieved February 5, 2013, from http:\/\/www.arm.com"},{"key":"jertcs.2013010103-1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.01.007"},{"key":"jertcs.2013010103-2","unstructured":"ARM cortex M3. (2013). Retrieved February 5, 2013, from http:\/\/www.arm.com\/products\/processors\/cortex-m\/"},{"key":"jertcs.2013010103-3","unstructured":"Ascia, G., Catania, V., Palesi, M., & Patti, D. (2003). EPIC-explorer: A parameterized VLIW-based platform framework for design space exploration. In Proceedings of the ESTIMedia (pp. 3-4)."},{"key":"jertcs.2013010103-4","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"issue":"1","key":"jertcs.2013010103-5","first-page":"110","article-title":"A power modeling and estimation framework for VLIW-based embedded system.","volume":"3","author":"L.Benini","year":"2002","journal-title":"ST Journal of System Research"},{"key":"jertcs.2013010103-6","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., & Martonosi, M. (2000). Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA) (pp. 83-94).","DOI":"10.1145\/342001.339657"},{"key":"jertcs.2013010103-7","unstructured":"Burg (2009). A 4-stream 802.11n baseband transceiver in 0.13\u03bcm CMOS. VLSI Circuits (pp. 282-3)."},{"key":"jertcs.2013010103-8","unstructured":"CEVA Inc. (2013). Retrieved on February 5, 2013, from http:\/\/www.ceva-dsp.com"},{"key":"jertcs.2013010103-9","doi-asserted-by":"crossref","unstructured":"Chang, N., Kim, K., & Lee, H. G. (2000). Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '00) (pp. 185-190).","DOI":"10.1145\/344166.344576"},{"key":"jertcs.2013010103-10","doi-asserted-by":"crossref","unstructured":"Clermidy (2010). A 477mW NoC-based Digital Baseband for MIMO 4G SDR. In Proceedings of the ISSCC.","DOI":"10.1109\/ISSCC.2010.5433920"},{"key":"jertcs.2013010103-11","doi-asserted-by":"crossref","unstructured":"Declerck, J., Avasare, P., Glassee, M., Amin, A., Umans, E., Dewilde, A., et al. (2012). A flexible platform architecture for Gbps wireless communication. In Proceedings of the International Symposium on System-on-Chip \u2013 SoC, Tampere, Finland.","DOI":"10.1109\/ISSoC.2012.6376349"},{"key":"jertcs.2013010103-12","doi-asserted-by":"crossref","unstructured":"Declerck, J., Raghavan, P., Naessens, F., Vander Aa, T., Hollevoet, L., Dejonghe, A., & Van der Perre, L. (2010). SDR platform for 802.11n and 3-GP-LTE. In Proceedings of International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS).","DOI":"10.1109\/ICSAMOS.2010.5642049"},{"key":"jertcs.2013010103-13","doi-asserted-by":"crossref","unstructured":"Glossner (2006). Sandbridge SB3011 SDR platform. In Proceedings of the Symposium on Trends in Communication.","DOI":"10.1109\/TIC.2006.1708006"},{"key":"jertcs.2013010103-14","doi-asserted-by":"crossref","unstructured":"Gonzalez (2002). Xtensa: A configurable and extensible processor. IEEE Micro, 20(2), 60-70.","DOI":"10.1109\/40.848473"},{"key":"jertcs.2013010103-15","unstructured":"IEEE (2011). 802.11 Amendment 5: Enhancements for very high throughput for operation in bands below 6 GHz. IEEE P802.11ac D1.4, Nov. 2011."},{"key":"jertcs.2013010103-16","doi-asserted-by":"crossref","unstructured":"Im, J., Cho, M., Jung, Y., Jung, Y., & Kim, J. (2010). A low-power and low-complexity baseband processor for MIMO-OFDM WLAN systems. Springer Journal of Signal Processing Systems, 62-69.","DOI":"10.1007\/s11265-010-0570-x"},{"key":"jertcs.2013010103-17","first-page":"40","article-title":"Power consumption modeling and characterization of the TI C6201.","author":"J.Laurent","year":"2003","journal-title":"IEEE Micro"},{"key":"jertcs.2013010103-18","author":"L.Lavagno","year":"2006","journal-title":"Electronic design automation for integrated circuits handbook"},{"key":"jertcs.2013010103-19","unstructured":"Limberg. (2009). Heterogeneous MPSoC with hardware supported dynamic task scheduling for software defined radio. In Proceedings of the Design Automation Conference."},{"key":"jertcs.2013010103-20","unstructured":"Mentor graphics. (2013). Retrieved February 5, 2013, from http:\/\/model.com"},{"key":"jertcs.2013010103-21","doi-asserted-by":"crossref","unstructured":"Miljanic, Z., Saskar, I., Le, K., & Raychaudhuri, D. (2007). The WINLAB network centric cognitive radio hardware platform WiNC2R. In Proceedings of the CrownCom (pg 155-60).","DOI":"10.1109\/CROWNCOM.2007.4549790"},{"key":"jertcs.2013010103-22","doi-asserted-by":"crossref","unstructured":"Mitola. (2009). Cognitive radio architecture evolution. Proceedings of the IEEE, 97(4), 626-641.","DOI":"10.1109\/JPROC.2009.2013012"},{"key":"jertcs.2013010103-23","unstructured":"Naessens, F., Raghavan, P., Van der Perre, L., & Dejonghe, A. (2011). Unified C-programmable ASIP architecture for multistandard Viterbi, turbo and LDPC decoding. In Proceedings of IP-SOC, France."},{"key":"jertcs.2013010103-24","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2012.1232"},{"key":"jertcs.2013010103-25","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0669-3"},{"key":"jertcs.2013010103-26","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.935386"},{"key":"jertcs.2013010103-27","unstructured":"Picochip Limited, UK. (2013). Retrieved on February 5, 2013, from http:\/\/www.picohip.com"},{"key":"jertcs.2013010103-28","doi-asserted-by":"crossref","unstructured":"Pollin, S., Hollevoet, L., Naessens, F., Van Wesemael, P., Dejonghe, A., & Van der Perre, L. (2011). Versatile sensing for mobile devices: Cost, performance and hardware prototypes. In Proceedings of the ACM Mobicom - CoRoNET Workshop, Las Vegas, NV (pp. 19-24).","DOI":"10.1145\/2030678.2030684"},{"key":"jertcs.2013010103-29","unstructured":"Qualcomm Inc., USA. (2013). Retrieved on February 5, 2013, from http:\/\/www.qualcomm.com\/"},{"key":"jertcs.2013010103-30","doi-asserted-by":"crossref","unstructured":"Ramacher (2007). SDR prospects for multistandard mobile phones. IEEE Computers, 62-9.","DOI":"10.1109\/MC.2007.362"},{"key":"jertcs.2013010103-31","doi-asserted-by":"publisher","DOI":"10.1109\/54.970421"},{"key":"jertcs.2013010103-32","doi-asserted-by":"publisher","DOI":"10.5194\/ars-2-215-2004"},{"key":"jertcs.2013010103-33","doi-asserted-by":"crossref","unstructured":"Schuster, T., Bougard, B., Raghavan, P., Priewasser, R., Novo, D., Van der Perre, L., & Catthoor, F. (2007). Design of a low power pre-synchronization ASIP for multimode SDR terminals. In Proceedings of the SAMOS, Greece (pp. 322-32).","DOI":"10.1007\/978-3-540-73625-7_34"},{"key":"jertcs.2013010103-34","doi-asserted-by":"crossref","unstructured":"Sinha, A., & Chandrakasan, A. P. (2000). JouleTrack - A web based tool for software energy profiling. In Proceedings of the Design Automation Conference (DAC) (pp. 220-225).","DOI":"10.1145\/378239.378467"},{"key":"jertcs.2013010103-35","unstructured":"Synopsys platform architect. (2013). Retrieved February 5, 2013, from http:\/\/www.synopsys.com"},{"key":"jertcs.2013010103-36","unstructured":"Target compiler tech. (2013). Retrieved February 5, 2013, from http:\/\/www.retarget.com"},{"key":"jertcs.2013010103-37","unstructured":"Tensilica Inc. (2013). Retrieved February 5, 2013, from http:\/\/www.tensilica.com\/"},{"key":"jertcs.2013010103-38","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"jertcs.2013010103-39","doi-asserted-by":"publisher","DOI":"10.1007\/BF01130407"},{"key":"jertcs.2013010103-40","doi-asserted-by":"publisher","DOI":"10.1007\/BF01130407"},{"key":"jertcs.2013010103-41","unstructured":"TLM (Transaction Level Modeling) 2.0 (2013). Accellera systems initiative and part of IEEE 1666 standard. Retrieved on February 5, 2013, from http:\/\/www.accellera.org\/downloads\/standards\/systemc"},{"key":"jertcs.2013010103-42","unstructured":"Trimaran 2.0. (2013). An infrastructure for research in instruction-level parallelism. Retrieved February 5, 2013, from http:\/\/www.trimaran.org"},{"key":"jertcs.2013010103-43","doi-asserted-by":"crossref","unstructured":"Van Berkel, K. (2009). Multi-core for mobile phones. In Proceedings of the DATE Conference, (pp. 1260-5).","DOI":"10.1109\/DATE.2009.5090858"},{"key":"jertcs.2013010103-44","doi-asserted-by":"crossref","unstructured":"Vander Aa, T., et al. (2011). A multi-threaded coarse-grained array processor for wireless baseband. In Proceedings of the 9th IEEE Symposium on Application Specific Processors (SASP) (pp. 102-107).","DOI":"10.1109\/SASP.2011.5941087"},{"key":"jertcs.2013010103-45","unstructured":"who. (2008). From SODA to scotch: The evolution of a wireless baseband processor. MICRO-41, 152-63."},{"key":"jertcs.2013010103-46","unstructured":"Xilinx Inc. (2013). Retrieved on February 5, 2013, from http:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000\/index.htm\/Zynq-7000 platform"}],"container-title":["International Journal of Embedded and Real-Time Communication Systems"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=77309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T23:17:42Z","timestamp":1654125462000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jertcs.2013010103"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2013,1,1]]},"references-count":47,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,1]]}},"URL":"https:\/\/doi.org\/10.4018\/jertcs.2013010103","relation":{},"ISSN":["1947-3176","1947-3184"],"issn-type":[{"value":"1947-3176","type":"print"},{"value":"1947-3184","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1,1]]}}}