{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T19:10:13Z","timestamp":1654110613359},"reference-count":28,"publisher":"IGI Global","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10,1]]},"abstract":"<p>Instruction prefetching is an effective way to improve performance of the pipelined processors. However, existing instruction prefetching schemes increase performance with a significant energy sacrifice, making them unsuitable for embedded and ubiquitous systems where high performance and low energy consumption are all demanded. This paper proposes reducing energy overhead in instruction prefetching by using a simple hardware\/software design and an efficient prefetching operation scheme. Two approaches are investigated: Decoded Loop Instruction Cache based Prefetching (DLICP) that is most effective for loop intensive applications, and the enhanced DLICP with the popular existing Next Line Prefetching (NLP) for applications of a moderate number of loops. The experimental results show that both DLICP and the enhanced DLICP deliver improved performance at a much reduced energy overhead.<\/p>","DOI":"10.4018\/jhcr.2011100103","type":"journal-article","created":{"date-parts":[[2011,10,19]],"date-time":"2011-10-19T16:25:21Z","timestamp":1319041521000},"page":"42-58","source":"Crossref","is-referenced-by-count":0,"title":["Reducing Power and Energy Overhead in Instruction Prefetching for Embedded Processor Systems"],"prefix":"10.4018","volume":"2","author":[{"given":"Ji","family":"Gu","sequence":"first","affiliation":[{"name":"University of New South Wales, Australia"}]},{"given":"Hui","family":"Guo","sequence":"additional","affiliation":[{"name":"University of New South Wales, Australia"}]}],"member":"2432","reference":[{"key":"jhcr.2011100103-0","doi-asserted-by":"publisher","DOI":"10.1109\/92.645068"},{"key":"jhcr.2011100103-1","doi-asserted-by":"publisher","DOI":"10.1109\/98.736474"},{"key":"jhcr.2011100103-2","doi-asserted-by":"crossref","unstructured":"Burger, D. C., & Austin, T. M. (1997). The simplescalar tool set, version 2.0 (Tech. Rep. No. CS-TR-1997-1342). Madison, WI: University of Wisconsin.","DOI":"10.1145\/268806.268810"},{"key":"jhcr.2011100103-3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0265"},{"key":"jhcr.2011100103-4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.53"},{"key":"jhcr.2011100103-5","doi-asserted-by":"publisher","DOI":"10.1109\/71.395402"},{"key":"jhcr.2011100103-6","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145006"},{"key":"jhcr.2011100103-7","doi-asserted-by":"crossref","unstructured":"Gornish, E. H., Granston, E. D., & Veidenbaum, A. V. (1990). Compiler-directed data prefetching in multiprocessors with memory hierarchies. In Proceedings of the 4th International Conference on Supercomputing (pp. 354-368).","DOI":"10.1145\/255129.255176"},{"key":"jhcr.2011100103-8","doi-asserted-by":"crossref","unstructured":"Guthaus, M. R., Ringenberg, J. S., Ernst, D., Austin, T. M., Mudge, T., & Brown, R. B. (2001). Mibench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE 4th Annual Workshop on Workload Characterization (pp. 83-94).","DOI":"10.1109\/WWC.2001.990739"},{"key":"jhcr.2011100103-9","author":"J. L.Hennessy","year":"2003","journal-title":"Computer architecture: A quantitative approach"},{"key":"jhcr.2011100103-10","doi-asserted-by":"crossref","unstructured":"Hu, Z., Martonosi, M., & Kaxiras, S. (2003). TCP: Tag correlating prefetchers. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture (pp. 317-326).","DOI":"10.1109\/HPCA.2003.1183549"},{"key":"jhcr.2011100103-11","doi-asserted-by":"crossref","unstructured":"Itoh, M., Higaki, S., Takeuchi, Y., Kitajima, A., Imai, M., Sato, J., et al. (2000). Peas-iii: An asip design environment. In Proceedings of the IEEE International Conference on Computer Design (pp. 430-436).","DOI":"10.1109\/ICCD.2000.878319"},{"key":"jhcr.2011100103-12","doi-asserted-by":"publisher","DOI":"10.1109\/12.752653"},{"key":"jhcr.2011100103-13","doi-asserted-by":"crossref","unstructured":"Jouppi, N. P. (1990). Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture (pp. 364-373).","DOI":"10.1145\/325096.325162"},{"key":"jhcr.2011100103-14","doi-asserted-by":"crossref","unstructured":"Kim, S., & Veidenbaum, A. V. (1997). Stride-directed prefetching for secondary caches. In Proceedings of the International Conference on Parallel Processing (pp. 314-321).","DOI":"10.1109\/ICPP.1997.622661"},{"key":"jhcr.2011100103-15","unstructured":"Luk, C.-K., & Mowry, T. C. (1998). Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors. In Proceedings of the 31st Annual ACM\/IEEE International Symposium on Microarchitecture (pp. 182-194)."},{"issue":"9","key":"jhcr.2011100103-16","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MC.2003.1231196","article-title":"Software architectural support for handheld computing.","volume":"36","author":"N.Medvidovic","year":"2003","journal-title":"IEEE Computer"},{"key":"jhcr.2011100103-17","doi-asserted-by":"crossref","unstructured":"Min, J., & Cha, H. (2007). Reducing display power in dvs-enabled handheld systems. In Proceedings of the International Symposium on Low Power Electronics and Design (pp. 395-398).","DOI":"10.1145\/1283780.1283867"},{"key":"jhcr.2011100103-18","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2008.4481355"},{"key":"jhcr.2011100103-19","doi-asserted-by":"crossref","unstructured":"Pierce, J., & Mudge, T. (1996). Wrong-path instruction prefetching. In Proceedings of the 29th Annual ACM\/IEEE International Symposium on Microarchitecture (pp. 165-175).","DOI":"10.1109\/MICRO.1996.566459"},{"key":"jhcr.2011100103-20","doi-asserted-by":"crossref","unstructured":"Reinman, G., Calder, B., & Austin, T. (1999). Fetch directed instruction prefetching. In Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture (pp. 16-27).","DOI":"10.1109\/MICRO.1999.809439"},{"key":"jhcr.2011100103-21","unstructured":"Scott, J., Lee, L. H., Arends, J., & Moyer, B. (1998). Designing the low-power M-CORE architecture. In Proceedings of the International Symposium on Computer Architecture Power Driven Microarchitecture Workshop (pp. 145-150)."},{"key":"jhcr.2011100103-22","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"jhcr.2011100103-23","doi-asserted-by":"crossref","unstructured":"Smith, J. E., & Hsu, W.-C. (1992). Prefetching in supercomputer instruction caches. In Proceedings of the ACM\/IEEE Conference on Supercomputing (pp. 588-597).","DOI":"10.1109\/SUPERC.1992.236645"},{"key":"jhcr.2011100103-24","doi-asserted-by":"crossref","unstructured":"Srinivasan, V., Davidson, E. S., Tyson, G. S., Charney, M. J., & Puzak, T. R. (2001). Branch history guided instruction prefetching. In Proceedings of the 7th International Conference on High Performance Computer Architecture (pp. 291-300).","DOI":"10.1109\/HPCA.2001.903271"},{"key":"jhcr.2011100103-25","unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J. H., & Jouppi, N. P. (2008). Cacti: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model (Tech. Rep. No. HPL-2008-20). Palo Alto, CA: HP Laboratories."},{"key":"jhcr.2011100103-26","unstructured":"Villarreal, J., Lysecky, R., Cotterell, S., & Vahid, F. (2002). A study on the loop behavior of embedded programs (Tech. Rep. No. UCR-CSE-01-03). Riverside, CA: University of California."},{"key":"jhcr.2011100103-27","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Haga, S., & Barua, R. (2002). Execution history guided instruction prefetching. In Proceedings of the 16th International Conference on Supercomputing (pp. 199-208).","DOI":"10.1145\/514191.514220"}],"container-title":["International Journal of Handheld Computing Research"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=59872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T18:48:48Z","timestamp":1654109328000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/jhcr.2011100103"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2011,10,1]]},"references-count":28,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011,10]]}},"URL":"https:\/\/doi.org\/10.4018\/jhcr.2011100103","relation":{},"ISSN":["1947-9158","1947-9166"],"issn-type":[{"value":"1947-9158","type":"print"},{"value":"1947-9166","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10,1]]}}}