{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T15:55:00Z","timestamp":1781106900383,"version":"3.54.1"},"reference-count":49,"publisher":"IGI Global Scientific Publishing","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4,1]]},"abstract":"<p>The main target of this chapter is to present the intrinsic evolvable hardware structures: concept, design and applications. The intrinsic evolvable hardware structures concept join more research areas like: bio \u2013 inspired searching methods (evolutionary algorithms), optimization of algorithms by parallel processing and reconfigurable circuits. First, a general overview about intrinsic evolvable hardware structure is presented. The intrinsic evolvable hardware structure consists in two main modules: hardware genetic algorithm and dynamic reconfigurable circuit. In a particular application, the hardware genetic algorithm searches the configuration that makes the reconfigurable circuit to correctly respond to application requirements. In a background section are presented the genetic algorithm concept as a bio-inspired search solution, the hardware reconfiguration concept with sub areas classifications and the research directions in the evolvable hardware structures areas with application examples. In the first part of the main section are presented the design solutions for hardware implementation of genetic algorithm. Then the solutions are presented for the reconfigurable circuit design and interconnection between reconfigurable circuit and hardware genetic algorithm. Finally, are presented several applications that illustrate the usefulness of the intrinsic evolvable hardware structure. Intrinsic evolvable hardware can be used as a method of resolving faults occurring in some parts of the digital circuit.<\/p>","DOI":"10.4018\/joci.2012040102","type":"journal-article","created":{"date-parts":[[2013,11,12]],"date-time":"2013-11-12T12:07:32Z","timestamp":1384258052000},"page":"43-80","source":"Crossref","is-referenced-by-count":0,"title":["Intrinsic Evolvable Hardware Used for Fault Tolerance Systems"],"prefix":"10.4018","volume":"3","author":[{"given":"Lauren\u0163iu","family":"Ionescu","sequence":"first","affiliation":[{"name":"Department of Electronics, Communication and Computers, University of Pitesti, Pite\u015fti, Romania"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alin","family":"Mazare","sequence":"additional","affiliation":[{"name":"Department of Electronics, Communication and Computers, University of Pitesti, Pite\u015fti, Romania"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gheorghe","family":"\u015eerban","sequence":"additional","affiliation":[{"name":"Department of Electronics, Communication and Computers, University of Pitesti, Pite\u015fti, Romania"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"2432","reference":[{"key":"joci.2012040102-0","doi-asserted-by":"publisher","DOI":"10.1023\/B:GENP.0000017009.11392.e2"},{"key":"joci.2012040102-1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19960709"},{"key":"joci.2012040102-2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970723"},{"key":"joci.2012040102-3","doi-asserted-by":"crossref","unstructured":"Camargo Barco, C. I., Pedraza Bonilla, C. A., Ni\u00f1o, L. F., & Martinez Torre, J. I. (2011). Intrinsic evolvable hardware for combinatorial synthesis based on SoC+FPGA and GPU platforms. In Proceedings of the Genetic and Evolutionary Computation Conference, GECCO'11 - Companion Publication (pp. 189-190).ISBN: 978-145030690-4","DOI":"10.1145\/2001858.2001964"},{"key":"joci.2012040102-4","author":"E.Cantu-Paz","year":"1995","journal-title":"A summary of research on parallel genetic algorithms"},{"key":"joci.2012040102-5","doi-asserted-by":"crossref","unstructured":"Cawley, S., Morgan, F., McGinley, B., Pande, S., McDaid, L., Carrillo, S., & Harkin, J. (2011). Hardware spiking neural network prototyping and application. Genetic Programming and Evolvable Machines, 12(3), 257-280. ISSN: 13892576","DOI":"10.1007\/s10710-011-9130-9"},{"key":"joci.2012040102-6","author":"G. J.Chaitin","year":"1997","journal-title":"Algorithmic information theory"},{"key":"joci.2012040102-7","author":"H.Chan","year":"1995","journal-title":"A systolic architecture for high speed hypergraph partitioning using genetic algorithms. Lecture Notews in Computer Science"},{"key":"joci.2012040102-8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5184-0"},{"key":"joci.2012040102-9","doi-asserted-by":"crossref","unstructured":"Cohoon, J. P., Martin, W. N., & Richards, D. S. (1991). Genetic algorithms and punctuated equilibria in VLSI. In Proceedings of 1st Workshop. Springer-Verlag.","DOI":"10.1007\/BFb0029744"},{"key":"joci.2012040102-10","author":"L.Davis","year":"1991","journal-title":"Handbook of genetic algorithms"},{"key":"joci.2012040102-11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0427-8_32"},{"key":"joci.2012040102-12","author":"D. E.Goldberg","year":"1989","journal-title":"Genetic algorithms in search, optimisation and machine learning"},{"key":"joci.2012040102-13","author":"D. E.Goldberg","year":"1991","journal-title":"A comparative analysis of selection schemes used in genetic algorithms"},{"key":"joci.2012040102-14","author":"V. S.Gordon","year":"1994","journal-title":"A machine-independent analysis of parallel genetic algorithms"},{"key":"joci.2012040102-15","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60294-1_129"},{"key":"joci.2012040102-16","doi-asserted-by":"crossref","unstructured":"Heywood, M. I., & Zincir-Heywood, A. N. (2000, April 15\u201316). Register based genetic programming on FPGA computing platforms. In R. Poli, W. Banzhaf, W. B. Langdon, J. F. Miller, P. Nordin, and T. C. Fogarty (Eds.), Genetic programming, Proc. (EuroGP\u20192000) (pp. 44\u201359). LNCS, vol. 1802. Springer.","DOI":"10.1007\/978-3-540-46239-2_4"},{"key":"joci.2012040102-17","author":"J.Holland","year":"1975","journal-title":"Adaptation in natural and artificial systems"},{"key":"joci.2012040102-18","doi-asserted-by":"crossref","unstructured":"Ionescu, L., Mazare, A., Serban, G., & Sofron, E. (2008). Evolved synthesis of digital circuits. In J. R. Rabunal Dopico, J. Dorado de la Calle, & Alejandro P. Sierra (Eds.), Encyclopedia of artificial intelligence (pp. 609-617). IGI Global. ISBN 978-1-59904-850-5.","DOI":"10.4018\/978-1-59904-849-9.ch093"},{"key":"joci.2012040102-19","unstructured":"Koza, J. R., Bennett, F. H., III, Hutchings, J. L., Bade, S. L., Keane, M. A., & Andre, D. (1997). Evolving sotring networks using genetic programming and the rapidly reconfigurable xilinx 6216 field programmable gate array. In Proc. 31st Asilomar Conf. Signals, Systems, and Comp. New York, NY: IEEE Press."},{"key":"joci.2012040102-20","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011590227934"},{"key":"joci.2012040102-21","doi-asserted-by":"crossref","unstructured":"Electronic Letters. (1997), Evolvable hardware, 33(12), 1026\u20131028.","DOI":"10.1049\/el:19970723"},{"key":"joci.2012040102-22","unstructured":"Levi, D., & Guccione, S. (1999). Genetic FPGA: Evolving stable circuits on mainstream FPGA devices. In A. Stoica, D. Keymeulen, & J. Lohn (Eds.), Proc. First NASA\/DoD Workshop on Evolvable Hardware (pp. 12\u201317). IEEE Computer Society: Silver Spring, MD."},{"key":"joci.2012040102-23","doi-asserted-by":"crossref","unstructured":"Liang, Q., Fan, Y., & Zeng, S. (2012). A complete on-chip evolvable hardware technique based on Pareto dominance. Communications in Computer and Information Science, 316, 258-266. ISSN: 18650929","DOI":"10.1007\/978-3-642-34289-9_29"},{"key":"joci.2012040102-24","doi-asserted-by":"crossref","unstructured":"Lombardi (Guest ed.) (1998). Field-programmable gate array. IEEE Design and Test of Computers, 8\u201350.","DOI":"10.1109\/MDT.1998.655176"},{"key":"joci.2012040102-25","unstructured":"Mazare, A., Ionescu, L., Serban, G., & Barbu, V. (2011). Evolvable hardware with Boolean functions network implementation. In Proceedings of the International Conference on Applied Electronics 2011 (pp. 255-260). ISSN: 18037232"},{"key":"joci.2012040102-26","author":"G. M.Megson","year":"1992","journal-title":"An introduction to systolic algorithm design"},{"key":"joci.2012040102-27","author":"G. M.Megson","year":"1994","journal-title":"Transformational approaches to systolic design"},{"key":"joci.2012040102-28","article-title":"Generic systolic array for genetic algorithms","author":"G. M.Megson","year":"1997","journal-title":"IEE Proc"},{"key":"joci.2012040102-29","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010016313373"},{"key":"joci.2012040102-30","doi-asserted-by":"crossref","unstructured":"Nie, X., Li, Y.-X., & Ke, P. (2011). Research on the architecture of intrinsic evolvable digital circuits. Journal of Next Generation Information Technology, 2(2), 8-14. ISSN: 20928637","DOI":"10.4156\/jnit.vol2.issue2.2"},{"key":"joci.2012040102-31","doi-asserted-by":"crossref","unstructured":"Page, I. (1996). Closing the gap between hardware and software: Hardware-software cosynthesis at Oxford. IEE ColloquiumDigest. Oreifej, R. S., & DeMara, R. F. (2012). Intrinsic evolvable hardware platform for digital circuit design and repair using genetic algorithms. Applied Soft Computing, Applied Soft Computing, 12(2012), 2470\u20132480. ISSN: 15684946","DOI":"10.1016\/j.asoc.2012.03.032"},{"key":"joci.2012040102-32","doi-asserted-by":"crossref","unstructured":"Perkins, S., Porter, R., & Harvey, N. (2000). Everything on the chip: A hardware-based self-contained spatially-structured genetic algorithm for signal processing. In J. Miller, A. Thompson, P. Thompson, and T. Fogarty (Eds.), Proc. 3rd Int. Conf. Evolvable Syst.: From Biology to Hardware (ICES 2000) (pp. 165\u2013174). Lecture Notes in Computer Science. Edinburg, UK, Springer: Berlin.","DOI":"10.1007\/3-540-46406-9_17"},{"key":"joci.2012040102-33","unstructured":"Scott, D., Seth, S., & Samal, A. (1997). A hardware engine for genetic algorithms. Technical Report UNL-CSE-97-001, Dept. Computer Science and Engineering, University of Nebraska-Lincon, 4 July."},{"key":"joci.2012040102-34","doi-asserted-by":"crossref","unstructured":"Scott, S. D., Samal, A., & Sharad, S. (1995). HGA: A hardware-based genetic algorithm. In Proc of the ACM-SIGDA Third Int. Symposium on Field-Programmable Gate Arrays (pp.53-59).","DOI":"10.1109\/FPGA.1995.241945"},{"key":"joci.2012040102-35","unstructured":"Shackleford, B., Okushi, E., Yasuda, M., Koizumi, H., Seo, K., & Iwamoto, T. (1997). Hardware framework for accelerating the execution speed of a genetic algorithm. IEICE Transactions on Electronics. Gheorghe, S. (2000). Circuits and digital systems (Circuite si sisteme digitale). Ed. Tehnica, ISBN: 973-31-1485-5, Bucuresti."},{"key":"joci.2012040102-36","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010018632078"},{"key":"joci.2012040102-37","unstructured":"Shaefer, C. G. (1987). The ARGOT strategy: Adaptive representation genetic optimizer technique. In Proceedings of the 2nd International, Conference on Genetic Algorithmsi and their Applications, Lawrence Erlbaum Associates."},{"key":"joci.2012040102-38","doi-asserted-by":"crossref","unstructured":"Stikoff, N., Wazlowski, M., Smith, A., & Silverman, H. (1995). Implementing a genetic algorithm on a parallel custom computing machine. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines.","DOI":"10.1109\/FPGA.1995.477424"},{"key":"joci.2012040102-39","unstructured":"Syswerda, G. (1989). Uniform crossover in genetic algorithms. In Proceedings of the Third International Conference on Genetic Algorithms and their Applications. Morgan Kaufmann."},{"key":"joci.2012040102-40","unstructured":"Thompson, A. (1996, July 28\u201331). Silicon evolution in Genetic Programming 1996: Proc. First Ann. Conf. In J. R.Koza, D. E. Goldberg, D. B. Fogel, and R. L. Riolo (Eds.), Stanford University, CA, MIT Press:Cambridge, MA (pp. 444\u2013452)."},{"key":"joci.2012040102-41","doi-asserted-by":"publisher","DOI":"10.1145\/299157.299174"},{"key":"joci.2012040102-42","unstructured":"Tufte, G., & Haddow, P. (1999). Prototyping a GA pipeline for complete hardware evolution. In A. Stoica, D. Keymeulen, and J. Lohn (Eds.), Proc. First NASA\/DoD Workshop on Evolvable Hardware (pp. 18\u201325). New York, NY: IEEE Computer Society."},{"key":"joci.2012040102-43","doi-asserted-by":"crossref","unstructured":"Turon, B. C. H., & Arslan, T. (1995). A parallel genetic VLSI architecture for combinatorial real-time application. In Proceedings of the IEEE Int. Conf. Genetic Algorithms in Engineering Systems: Innovations and Applications.","DOI":"10.1049\/cp:19951097"},{"key":"joci.2012040102-44","doi-asserted-by":"crossref","unstructured":"Vernekar, D. B., Malhotra, G., & Colaco, V. (2010). Reconfigurable FPGA using genetic algorithm. In Proceedings of the International Conference and Workshop on Emerging Trends in Technology 2010 (ICWET 2010) (pp. 493-497). ISBN: 978-160558812-4","DOI":"10.1145\/1741906.1742016"},{"key":"joci.2012040102-45","doi-asserted-by":"crossref","unstructured":"Walker, J. A., Hilder, J. A., Reid, D., Asenov, A., Roy, S., Millar, C., & Tyrrell, A. M. (2011). The evolution of standard cell libraries for future technology nodes. In Proceedings of the Genetic Programming and Evolvable Machines 2011 (pp. 1-22). ISSN: 13892576","DOI":"10.1007\/s10710-011-9131-8"},{"key":"joci.2012040102-46","doi-asserted-by":"crossref","unstructured":"Walker, J. A., Trefzer, M. A., Bale, S. J., & Tyrrell, A. M. (2011). PAnDA: A reconfigurable architecture that adapts to physical substrate variations. IEEE Transactions on Computers, 62(8), 1584-1596. ISSN: 00189340","DOI":"10.1109\/TC.2013.59"},{"key":"joci.2012040102-47","doi-asserted-by":"crossref","unstructured":"Xuesong, Y., Wei, L., Yuzhen, Z., Huihui, Z., & Jianfei, W. (2011). Electronic circuit automatic design based on genetic algorithms. Procedia Engineering, 15(2011), 2948\u20132954. ISSN: 18777058","DOI":"10.1016\/j.proeng.2011.08.555"},{"key":"joci.2012040102-48","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011939025340"}],"container-title":["International Journal of Organizational and Collective Intelligence"],"original-title":[],"language":"ng","link":[{"URL":"https:\/\/www.igi-global.com\/viewtitle.aspx?TitleId=93077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T16:19:49Z","timestamp":1746029989000},"score":1,"resource":{"primary":{"URL":"https:\/\/services.igi-global.com\/resolvedoi\/resolve.aspx?doi=10.4018\/joci.2012040102"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2012,4,1]]},"references-count":49,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,4]]}},"URL":"https:\/\/doi.org\/10.4018\/joci.2012040102","relation":{},"ISSN":["1947-9344","1947-9352"],"issn-type":[{"value":"1947-9344","type":"print"},{"value":"1947-9352","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,4,1]]}}}