{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:44:23Z","timestamp":1767339863870},"reference-count":18,"publisher":"International Academy Publishing (IAP)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["JCP"],"DOI":"10.4304\/jcp.8.2.319-325","type":"journal-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T23:31:38Z","timestamp":1359502298000},"source":"Crossref","is-referenced-by-count":7,"title":["An IPSec Accelerator Design for a 10Gbps In-Line Security Network Processor"],"prefix":"10.17706","volume":"8","author":[{"given":"Yun","family":"Niu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liji","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangmin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"7163","published-online":{"date-parts":[[2013,2,1]]},"reference":[{"key":"ref1","article-title":"Zodiac: System Architecture Implementation of a High Performance Network Security Processor","volume-title":"Proc IEEE International Conference on Application-Specific Systems Architectures and Processors","author":"Wang","year":"2008","unstructured":"[5] Haixin Wang, Guoqiang Bai, Hongyi Chen, Zodiac: System Architecture Implementation of a High Performance Network Security Processor, in: Proc. IEEE International Conference on Application-Specific Systems, Architectures and Processors, Leuven, Belgium, Jul. 2008."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/248156.248165"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC.2012.6176877","article-title":"A 32-Core RISC Microprocessor with Network Accelerators, Power Management and Testability Features","volume-title":"International Solid-State Circuits Conference (ISSCC)","author":"Miller","year":"2012","unstructured":"[9] Brian Miller, Derek Brasili, Tim Kiszely, Rob Kuhn, Rahul Mehrotra,et al., A 32-Core RISC Microprocessor with Network Accelerators, Power Management and Testability Features, in: International Solid-State Circuits Conference (ISSCC), Los Angeles, USA, Feb. 2012."},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/VLSID.2006.102","article-title":"Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors","volume-title":"Proceedings of the 19th International Conference on VLSI Design","author":"Potlapally","year":"2006","unstructured":"[11] Nachiketh R. Potlapally, Srivaths Ravi, Anand Raghunathan, Ruby B. Lee, and Niraj K. Jha, Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors, in: Proceedings of the 19th International Conference on VLSI Design, Hyderabad, India 2006."},{"issue":"S2","key":"ref5","first-page":"2097","article-title":"Power analysis resistant AES crypto engine design for a network security co-processor","volume":"49","author":"Wu","year":"2009","unstructured":"[12] Liji Wu, Yingjie Ji, Xiangmin Zhang, Xiangyu Li, Yongsheng Yang, Power analysis resistant AES crypto engine design for a network security co-processor, Journal of Tsinghua University Science and Technology, 49(S2) (2009) 2097-2102.","journal-title":"Journal of Tsinghua University Science and Technology"},{"issue":"4","key":"ref6","first-page":"89","article-title":"A VLSI IP Module Design for Implementing Multi-hash Function","volume":"27","author":"Yingjie","year":"2010","unstructured":"[13] Chen Yingjie, Wang Haixin, Bai Guoqiang, Chen Hongyi, A VLSI IP Module Design for Implementing Multi-hash Function, Microelectronics and Computer, 27(4) (2010) 89-94.","journal-title":"Microelectronics and Computer"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[1] S. Kent, and R. Atkinson, Security architecture for the internet protocol, IETF network working group, RFC2401, 1998.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[2] Alberto Ferrante, Vincenzo Piuri, Jeff Owen, IPSec Hardware Resource Requirements Evaluation, in: Next Generation Internet Networks, Roma, Italy, April 2005.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[3] Salman Ahmad, Marcin Rogawski, Jens-Peter Kaps, Efficient hardware accelerator for IPSec based on partial reconfiguration on Xilinx FPGAs, in: International Conference on Reconfigurable Computing and FPGAs, VA, USA, Nov. 2011.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[4] Wang Mao-Yin, Su Chih-Pin, Horng Chia-Lung, Wu Cheng-Wen, Huang Chih-Tsun, Single and multi-core configurable AES architectures for flexible security, in: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, April 2010.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[6] Alberto Ferrante, Vincenzo Piuri, High-level Architecture of an IPSec-dedicated System on Chip, in: Next Generation Internet Networks, Trondheim, Norway, May 2007.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[8] Yizhen, Daxiong Xu, Wuying Song, Zhixin Mu, Design and Implementation of High Performance IPSec Applications with Multi-core Processors, in: International Seminar on Future Information Technology and Management Engineering, Leicestershire, United kingdom, Nov. 2008.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[10] Richard Herveille, WISHBONE System-on-Chip (SoC) Interconnection Architecture of portable IP Cores, http:\/\/opencores.org\/, 2002.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[14] AMBA Specification, ARM. http:\/\/www.arm.com, 2001.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[16] John D. Pape, Implementation of an On-chip Interconnect Using the i-SLIP Scheduling Algorithm, M.S. Thesis, The University of Texas at Austin, 2006.","DOI":"10.1109\/40.748793"},{"key":"ref8","doi-asserted-by":"crossref","unstructured":"[18] Open SystemC Initiative, http:\/\/www.systemc.org\/, 2012.","DOI":"10.1109\/40.748793"}],"container-title":["Journal of Computers"],"original-title":[],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T06:37:49Z","timestamp":1498027069000},"score":1,"resource":{"primary":{"URL":"http:\/\/ojs.academypublisher.com\/index.php\/jcp\/article\/view\/7285"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,1]]},"references-count":18,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2013,2,1]]}},"URL":"https:\/\/doi.org\/10.4304\/jcp.8.2.319-325","relation":{},"ISSN":["1796-203X"],"issn-type":[{"value":"1796-203X","type":"print"}],"subject":[],"published":{"date-parts":[[2013,2,1]]}}}