{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T19:10:05Z","timestamp":1745953805589,"version":"3.40.4"},"reference-count":25,"publisher":"International Academy Publishing (IAP)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["JCP"],"DOI":"10.4304\/jcp.8.2.356-364","type":"journal-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T23:31:38Z","timestamp":1359502298000},"source":"Crossref","is-referenced-by-count":0,"title":["Design Methodology of the Heterogeneous Multi-core Processor With the Combination of Parallelized Multi-core Simulator and Common Register File-Based Instruction Set Extension Architecture"],"prefix":"10.17706","volume":"8","author":[{"given":"Bingbing","family":"Xia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"7163","published-online":{"date-parts":[[2013,2,1]]},"reference":[{"key":"ref1","first-page":"100","article-title":"A 45nm 37.3 gops\/w heterogeneous multi-core soc","volume-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","author":"Yuyama","year":"2010","unstructured":"[1]Y.Yuyama, M. Ito, Y. Kiyoshige, Y. Nitta, S. Matsui, O. Nishii, A. Hasegawa, M. Ishikawa, T. Yanada, J. Miyakoshi, et al. \"A 45nm 37.3 gops\/w heterogeneous multi-core soc\", in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International. pp.100-101."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref3","volume-title":"Parallel programming in OpenMP","author":"Chandra","year":"2001","unstructured":"[10]R. Chandra. Parallel programming in OpenMP. Morgan Kaufmann, 2001."},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339657"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030268"},{"key":"ref7","first-page":"1155","article-title":"Modeling and simulation of multi-core multi-threaded processor architectures in systemc","volume-title":"IEEE Canadian Conference on Electrical and Computer Engineering","author":"Ma","year":"2008","unstructured":"[18]N. Ma, N. Manjikian and S. Sudharsanan, \"Modeling and simulation of multi-core multi-threaded processor architectures in systemc\", IEEE Canadian Conference on Electrical and Computer Engineering, 2008,pp.1155-1160."},{"key":"ref8","first-page":"1","article-title":"Fast and accurate resource conflict simulation for performance analysis of multi-core systems","volume-title":"IEEE Design Automation & Test in Europe Conference & Exhibition","author":"Stattelmann","year":"2011","unstructured":"[19]S. Stattelmann, O. Bringmann and W. Rosenstiel,\"Fast and accurate resource conflict simulation for performance analysis of multi-core systems\", in IEEE Design Automation & Test in Europe Conference & Exhibition (DATE), 2011, pp.1-6."},{"key":"ref9","first-page":"758","article-title":"An inter-core communication enabled multi-core simulator based on simplescalar","volume-title":"IEEE International Conference in Advanced Information Networking and Applications Workshops","author":"Zhong","year":"2007","unstructured":"[20]R. Zhong, Y. Zhu, W. Chen, M. Lin and W. Wong, \"An inter-core communication enabled multi-core simulator based on simplescalar,\" in IEEE International Conference in Advanced Information Networking and Applications Workshops, 2007,pp.758-763."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"ref12","volume-title":"JPEG still image date compression standard","author":"Pennebaker","year":"1993","unstructured":"[24]W. Pennebaker and J. Mitchell. JPEG still image date compression standard. Kluwer academic publishers, 1993."},{"key":"ref12","doi-asserted-by":"crossref","unstructured":"[2]S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, et al. \"Tile64-processor: A 64-core soc with mesh interconnect.\" Digest of Technical Papers of IEEE Insternational Solid-State Circuits Conference, 2008. pp.88-598.","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref12","doi-asserted-by":"crossref","unstructured":"[3]R.Kumar, K. Farkas, N. Jouppi, P. Ranganathan and D. Tullsen. \"Single-isa heterogeneous multi-core architectures: The potential for processor power reduction\". 2003.","DOI":"10.1109\/L-CA.2003.6"},{"key":"ref12","doi-asserted-by":"crossref","unstructured":"[4]D. Pham, S. Asano, M. Bolliger,M. Day, H. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, et al. \"The design and implementation of a first-generation cell processor\", Digest of Technical Papers of IEEE International Solid-State Circuits Conference, 2005, pp. 184-592.","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"ref12","unstructured":"[5]S. Mohanty. \"Gpu-cpu multi-core for real-time signal processing\". in Digest of Technical Papers of IEEE International Solid-State Circutis Conference. pp.184-592."},{"key":"ref12","unstructured":"[6]F. Sun, S. Ravi, A. Raghunathan and N. Jha. \"Synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors\", 2005."},{"key":"ref12","doi-asserted-by":"crossref","unstructured":"[7]H. Javaid, A. Ignjatovic and S. Parameswaran. \"Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systems\", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.29, no. 11, pp.1777-1789.2010.","DOI":"10.1109\/TCAD.2010.2061353"},{"key":"ref12","doi-asserted-by":"crossref","unstructured":"[9]F> Ghenassia. Transaction-level modeling with SystemC: TLM concepts and applications for embedded systems. Springer Verlag, 2005.","DOI":"10.1007\/b137175"},{"key":"ref12","unstructured":"[12]C. Haubelt, J. Falk, J. Keinert, T. Schlichter, M. Streubuhr, A. Deyhle, A. Hadert and J. Teich. \"A system-based design methodology for digital signal processing systems\", EURASIP Journal on Embedded Systems. vol.2007, no.1,pp.15-15.207."},{"key":"ref12","unstructured":"[13]Accessed at: http:\/\/nics.ee.tsinghua.edu.cn\/people\/qiaofei\/Research\/TMP_SIM.rar."},{"key":"ref12","doi-asserted-by":"crossref","unstructured":"[16]R. Berganaschi, I. Nair, G. Bittmann, H. Patel, G. Janssen, N. Dhanwada, A. Buyuktosunoglu, E. Acar, G. Nam, G. Han, et al. \"Performance modeling for early analysis of multi-core systems\", in IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), 2007,pp. 209-214.","DOI":"10.1145\/1289816.1289868"},{"key":"ref12","doi-asserted-by":"crossref","unstructured":"[17]P. Dziurzanski, W. Bielecki, K. Trifunovic and M. Kleszczonek, \"A system for transforming an ANSI C code with openmp directive into a systemc description\", in IEEE Design and Diagnostics of Electronic Circuits and Systems, 2006, pp.151-152.","DOI":"10.1109\/DDECS.2006.1649600"},{"key":"ref12","unstructured":"[21]S. Reinhardt, N. Binkert, A. Saidi and R. Lim, \"Using the m5 simulator\", in ISCA tutorials and workshops, Jun, 2005."},{"key":"ref12","doi-asserted-by":"crossref","unstructured":"[25]J. Cong, Y. Fan, G. Han and Z. Zhang, \"Application-specific instruction generation for configurable processor architectures,\" in Proceedings of the 2004 ACM\/SIGDA international symposium on Field programmable gate arrays, 2004, pp.183-189.","DOI":"10.1145\/968280.968307"}],"container-title":["Journal of Computers"],"original-title":[],"deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T18:49:18Z","timestamp":1745952558000},"score":1,"resource":{"primary":{"URL":"http:\/\/ojs.academypublisher.com\/index.php\/jcp\/article\/view\/7918"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,1]]},"references-count":25,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2013,2,1]]}},"URL":"https:\/\/doi.org\/10.4304\/jcp.8.2.356-364","relation":{},"ISSN":["1796-203X"],"issn-type":[{"type":"print","value":"1796-203X"}],"subject":[],"published":{"date-parts":[[2013,2,1]]}}}