{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T23:27:05Z","timestamp":1648682825812},"reference-count":40,"publisher":"International Academy Publishing (IAP)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["JCP"],"DOI":"10.4304\/jcp.8.4.859-873","type":"journal-article","created":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T17:39:33Z","timestamp":1364837973000},"source":"Crossref","is-referenced-by-count":1,"title":["Mapping Floating-Point Kernels onto High Performance Reconfigurable Computers"],"prefix":"10.17706","volume":"8","author":[{"given":"Gerald R","family":"Morris","sequence":"first","affiliation":[]},{"given":"Khalid H","family":"Abed","sequence":"additional","affiliation":[]}],"member":"7163","published-online":{"date-parts":[[2013,4,1]]},"reference":[{"key":"ref1","volume-title":"Tactical reconnaissance and counterconcealment enabled radar (TRACER)","year":"2011","unstructured":"[1] Jane's Information Group, \"Tactical reconnaissance and counterconcealment enabled radar (TRACER)(United States),\" Jane's Electronic Mission Aircraft, 2011."},{"key":"ref2","first-page":"33","article-title":"Organization of computer systems \u2013 the fixed plus variable structure computer","volume-title":"Proceedings of the Western Joint Computer Conference","author":"Estrin","year":"1960","unstructured":"[3] G. Estrin, \"Organization of computer systems \u2013 the fixed plus variable structure computer,\" in Proceedings of the Western Joint Computer Conference, San Francisco, CA, USA, May 1960, pp. 33 \u2013 40."},{"key":"ref3","first-page":"78","article-title":"Design tradeoffs for BLAS operations on reconfigurable hardware","volume-title":"Proceedings of the 34th International Conference on Parallel Processing","year":"2005","unstructured":"[12] \u2014\u2014, \"Design tradeoffs for BLAS operations on reconfigurable hardware,\" in Proceedings of the 34th International Conference on Parallel Processing, Oslo, Norway, June 2005, pp. 78 \u2013 86."},{"key":"ref4","first-page":"283","article-title":"Achieving true parallelism on a high performance heterogeneous computer via a threaded programming model","volume-title":"Proceedings of the IEEE SoutheastCon","author":"Anderson","year":"2011","unstructured":"[19] A. R. Anderson, G. R. Morris, and K. H. Abed, \"Achieving true parallelism on a high performance heterogeneous computer via a threaded programming model,\" in Proceedings of the IEEE SoutheastCon 2011, Nashville, TN, USA, March 2011, pp. 283 \u2013 286."},{"key":"ref5","first-page":"277","article-title":"FPGA-based implementation of Horner's rule on a high performance heterogeneous computer","volume-title":"Proceedings of the IEEE SoutheastCon","author":"Malone","year":"2011","unstructured":"[20] A. N. Malone, G. R. Morris, and K. H. Abed, \"FPGA-based implementation of Horner's rule on a high performance heterogeneous computer,\" in Proceedings of the IEEE SoutheastCon 2011, Nashville, TN, USA, March 2011, pp. 277 \u2013 282."},{"key":"ref6","first-page":"413","article-title":"Integrating Quartus Wizard-based VHDL floating-point components into a high performance heterogeneous computing environment","volume-title":"Proceedings of the IEEE SoutheastCon","author":"Peay","year":"2011","unstructured":"[21] N. S. Peay, G. R. Morris, and K. H. Abed, \"Integrating Quartus Wizard-based VHDL floating-point components into a high performance heterogeneous computing environment,\" in Proceedings of the IEEE SoutheastCon 2011, Nashville, TN, USA, March 2011, pp. 413 \u2013 417."},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCMP-UGC.2010.31"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCMP-UGC.2010.30"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCMP-UGC.2009.70"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.4.6.542-553"},{"key":"ref11","volume-title":"Computer Architecture A Quantitative Approach","author":"Hennessy","year":"2003","unstructured":"[26] J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 3rd ed. Morgan Kaufman, 2003."},{"key":"ref12","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1109\/FPT.2005.1568568","article-title":"Performance of sorting algorithms on the SRC 6 reconfigurable computer","volume-title":"Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology","author":"Harkins","year":"2005","unstructured":"[27] J. Harkins, T. El-Ghazawi, E. El-Araby, and M. Huang, \"Performance of sorting algorithms on the SRC 6 reconfigurable computer,\" in Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, Singapore, December 2005, pp. 295 \u2013 296."},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.79"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.103"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.jda.2011.06.007"},{"key":"ref16","volume-title":"Matrix Iterative Analysis","author":"Varga","year":"2009","unstructured":"[33] R. S. Varga, Matrix Iterative Analysis, Second Edition. Springer, 2009."},{"key":"ref17","volume-title":"Analysis of Numerical Methods","author":"Isaacson","year":"1966","unstructured":"[34] E. Isaacson and H. B. Keller, Analysis of Numerical Methods. John Wiley & Sons, 1966."},{"key":"ref18","first-page":"323","article-title":"An FPGAbased application-specific processor for efficient reduction of multiple variable-length floating-point data sets","volume-title":"Proceedings of the 17th IEEE International Conference on Application-Specific Systems Architectures and Processors","author":"Morris","year":"2006","unstructured":"[36] G. R. Morris, R. D. Anderson, and V. K. Prasanna, \"An FPGAbased application-specific processor for efficient reduction of multiple variable-length floating-point data sets,\" in Proceedings of the 17th IEEE International Conference on Application-Specific Systems, Architectures and Processors, Steamboat Springs, CO, USA, September 2006, pp. 323 \u2013 330."},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1068"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[2] M. Feldman, \"JP Morgan buys into FPGA supercomputing,\" HPCwire (www.hpcwire.com\/hpcwire\/2011-07-13), July 2011.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[4] Xilinx, Inc., \"Company history,\" Funding Universe (www.fundinguniverse.com\/company-histories), 2011.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[5] D. Fountain, \"Algotronix: The first custom computer,\" BYTE, September 1991.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[6] Maxeler Technologies, \"Maxeler Technologies hardware,\" www.maxeler.com\/content\/hardware), 2011.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[7] SRC Computers, LLC, \"General purpose reconfigurable computing systems,\" www.srccomp.com\/products\/mapstationworkstations.asp, 2010.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[8] M. B. Tellez, \"System-level approach wins for UAV radar payload designs,\" COTS Journal, April 2011.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[9] Mercury Computer Systems, Inc., \"Ensemble MXI-205 Xilinx V5 FPGA AMC Module,\" www.mc.com\/products\/boards\/ensemble mxi205 xilinx, 2011.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[10] \u2014\u2014, \"Application ready subsystems,\" www.mc.com\/products\/ars, 2011.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[11] L. Zhuo and V. K. Prasanna, \"High performance linear algebra operations on reconfigurable systems,\" in Proceedings of the ACM\/IEEE SuperComputing 2005 Conference, Seattle, WA, USA, November 2005, pp. 2 \u2013 13.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[13] Mentor Graphics, \"DK Design Suite,\" www.mentor.com\/products\/fpga\/handel-c\/ dk-design-suite, 2010.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[14] SRC Computers, LLC, \"Carte programming environment,\" www.srccomp.com\/techpubs\/carte.asp, 2010.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[15] S. J. Park, \"Reconfigurable computing for HPC computational science,\" in Proceedings of the 2007 HPCMP User Group Conference, Pittsburgh, PA, USA, June 2007, p. www.hpcmo.hpc.mil\/UGC2007\/UGC2007Agenda.pdf.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[16] SRC Computers, LLC, \"SRC scalable Systems & Servers,\" www.srccomp.com\/products\/scalable.asp, 2011.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[17] D. McGrath, \"Reconfigurable cluster computing installation could be a first,\" COTS Journal, April 2009.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[18] Panasas, \"Parallel file system for HPC storage,\" www.panasas.com, 2011.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[31] Altera Corporation, \"Quartus II v9.1,\" www.altera.com.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[32] Mentor Graphics, \"ModelSim-Altera Edition,\" www.altera.com.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[35] Y. Saad, \"SPARSKIT: A basic tool-kit for sparse matrix computations (version 2),\" www-users.cs.umn.edu\/\u00bbsaad\/software\/ SPARSKIT, 2009.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[37] NIST, \"Matrix Market,\" math.nist.gov\/MatrixMarket, June 2004.","DOI":"10.1109\/FCCM.2005.42"},{"key":"ref20","doi-asserted-by":"crossref","unstructured":"[40] Sourceforge, \"Matgen,\" www.matgen.sourceforge.net, 2007.","DOI":"10.1109\/FCCM.2005.42"}],"container-title":["Journal of Computers"],"original-title":[],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T06:24:32Z","timestamp":1498026272000},"score":1,"resource":{"primary":{"URL":"http:\/\/ojs.academypublisher.com\/index.php\/jcp\/article\/view\/8474"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4,1]]},"references-count":40,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2013,4,1]]}},"URL":"https:\/\/doi.org\/10.4304\/jcp.8.4.859-873","relation":{},"ISSN":["1796-203X"],"issn-type":[{"value":"1796-203X","type":"print"}],"subject":[],"published":{"date-parts":[[2013,4,1]]}}}