{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T07:41:48Z","timestamp":1648798908028},"reference-count":10,"publisher":"International Academy Publishing (IAP)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["JCP"],"DOI":"10.4304\/jcp.8.6.1411-1416","type":"journal-article","created":{"date-parts":[[2013,5,17]],"date-time":"2013-05-17T21:45:33Z","timestamp":1368827133000},"source":"Crossref","is-referenced-by-count":2,"title":["A Rotation-based Data Buffering Architecture for Convolution Filtering in a Field Programmable Gate Array"],"prefix":"10.17706","volume":"8","author":[{"given":"Zhijian","family":"Lu","sequence":"first","affiliation":[]},{"given":"Yanxia","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Zhenhua","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Guochang","family":"Gu","sequence":"additional","affiliation":[]}],"member":"7163","published-online":{"date-parts":[[2013,6,1]]},"reference":[{"key":"ref1","volume-title":"Digital Image Processing","author":"Gonzalez","year":"2002","unstructured":"Gonzalez, R.C. and R.E. Woods, \"Digital Image Processing,\" Prentice Hall Press, 2002"},{"issue":"6","key":"ref2","first-page":"2382","article-title":"A Distance Computer Vision Assisted Yoga Learning System","volume":"11","author":"Wu","year":"2011","unstructured":"B. S. Wu, C. C. Hsieh and C. C. Lee, \"A Distance Computer Vision Assisted Yoga Learning System,\" Journal of Computers, 11(6): pp.2382-2388, 2011","journal-title":"Journal of Computers"},{"issue":"7","key":"ref3","first-page":"377","article-title":"Orthogonal Maximum Margin Projection for Face Recognition","volume":"2","author":"Wang","year":"2012","unstructured":"Z. Wang and X. Sun, \"Orthogonal Maximum Margin Projection for Face Recognition,\" Journal of Computers, 2(7): pp.377-383, 2012","journal-title":"Journal of Computers"},{"issue":"7","key":"ref4","first-page":"1413","article-title":"Radar Emitter Signal Recognition Based on EMD and Neural Network","volume":"6","author":"Zhu","year":"2012","unstructured":"B. Zhu and W. Jin, \"Radar Emitter Signal Recognition Based on EMD and Neural Network,\" Journal of Computers, 6(7): pp.1413-1420, 2012","journal-title":"Journal of Computers"},{"key":"ref5","first-page":"1897","volume-title":"An Advanced Programmable 2D-convolution Chip for Real Time Image Processing","author":"Hecht","year":"1991","unstructured":"Hecht, V. and K. Ronner, \"An Advanced Programmable 2D-convolution Chip for Real Time Image Processing,\" IEEE International Sympoisum on Circuits and Systems, pp.1897-1900, 1991"},{"key":"ref6","first-page":"2072","article-title":"A Fully Pipelined Programmable Real-time (3\u00d73) Image Filter Based on Capacitive Threshold-logic gates","volume-title":"Proceedings of IEEE Internation-al Symposium on Circuits and Systems","volume":"3","author":"Leblebici","year":"1997","unstructured":"Leblebici, Y., et al., \"A Fully Pipelined Programmable Real-time (3\u00d73) Image Filter Based on Capacitive Threshold-logic gates,\" Proceedings of IEEE Internation-al Symposium on Circuits and Systems, vol.3, pp. 2072-2075, 1997"},{"issue":"3","key":"ref7","first-page":"299","article-title":"\"Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing,\" IEEE Transactions on Very Large Scale Integration (VLSI)","volume":"7","author":"Bosi","year":"1999","unstructured":"Bosi, B., G. Bois, and Y. Savaria, \"Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7(3): pp. 299-308, 1999","journal-title":"Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011196613858"},{"key":"ref9","first-page":"1616","article-title":"A 40GOPS 250mw Massively Parallel Processor Based on Matrix Architecture","volume-title":"IEEE International Solid-State Circuits Conference","author":"Nakajima","year":"2006","unstructured":"Nakajima, M., et al., \"A 40GOPS 250mw Massively Parallel Processor Based on Matrix Architecture,\" IEEE International Solid-State Circuits Conference, pp.1616-1625, 2006"},{"key":"ref10","first-page":"209","article-title":"Area-efficient 2-D Shift-variant Convolvers for FPGA-based Digital Image Processing","volume-title":"IEEE Workshop on Signal Processing Sys-tems Design and Implementation","author":"Cardells-Tormo","year":"2005","unstructured":"Cardells-Tormo, F. and P.L. Molinet, \"Area-efficient 2-D Shift-variant Convolvers for FPGA-based Digital Image Processing,\" IEEE Workshop on Signal Processing Sys-tems Design and Implementation, pp. 209-213, 2005"}],"container-title":["Journal of Computers"],"original-title":[],"deposited":{"date-parts":[[2015,9,15]],"date-time":"2015-09-15T11:13:53Z","timestamp":1442315633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ojs.academypublisher.com\/index.php\/jcp\/article\/view\/8969"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,1]]},"references-count":10,"journal-issue":{"issue":"6","published-online":{"date-parts":[[2013,6,1]]}},"URL":"https:\/\/doi.org\/10.4304\/jcp.8.6.1411-1416","relation":{},"ISSN":["1796-203X"],"issn-type":[{"value":"1796-203X","type":"print"}],"subject":[],"published":{"date-parts":[[2013,6,1]]}}}