{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:17:59Z","timestamp":1725448679894},"reference-count":0,"publisher":"SCITEPRESS - Science and Technology Publications","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.5220\/0007576902610268","type":"proceedings-article","created":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T10:49:48Z","timestamp":1552646988000},"page":"261-268","source":"Crossref","is-referenced-by-count":0,"title":["ECG Pattern Recognition and Beat Classification using Internet of Things and Hardware Acceleration on ZynQ (SOC) Platform with High Performance Computational PCIe Protocol"],"prefix":"10.5220","author":[{"given":"Vijendra","family":"V.","sequence":"first","affiliation":[{"name":"Center for PG Studies, Dept. of VLSI Design & Embedded Systems, Visvesvaraya Technological University, Belgaum, Karnataka and India, --- Select a Country ---"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meghana","family":"Kulkarni","sequence":"first","affiliation":[{"name":"Center for PG Studies, Dept. of VLSI Design & Embedded Systems, Visvesvaraya Technological University, Belgaum, Karnataka and India, --- Select a Country ---"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Murgan","sequence":"first","affiliation":[{"name":"CoreEL Technologies (I) Pvt Ltd , Bangalore and India, --- Select a Country ---"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3171","event":{"name":"12th International Conference on Biomedical Electronics and Devices","start":{"date-parts":[[2019,2,22]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2019,2,24]]}},"container-title":["Proceedings of the 12th International Joint Conference on Biomedical Engineering Systems and Technologies"],"original-title":["ECG Pattern Recognition and Beat Classification using Internet of Things and Hardware Acceleration on ZynQ (SOC) Platform with High Performance Computational PCIe Protocol"],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T10:50:01Z","timestamp":1552647001000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.scitepress.org\/DigitalLibrary\/Link.aspx?doi=10.5220\/0007576902610268"}},"subtitle":[""],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":0,"URL":"https:\/\/doi.org\/10.5220\/0007576902610268","relation":{},"subject":[],"published":{"date-parts":[[2019]]}}}